

A

A

B


B

C


C

D

D




Title			
Size	Project Number	Revision	
Date: 12/10/2009		Sheet 1 of 1	
File:		Drawn By:	



Crystal, Reset, Bias

EJTAG HEADER


EJTAG_SEL HAS INTERNAL PU



JUMPSTART BUTTON OPTION

RESET BUTTON

EJTAG, GPIOs, UART




SDRAM


Memory Interface

CONNECT SD_CLK_FB AT HALF WAY POINT OF SD_CLK

ATHEROS CONFIDENTIAL PRELIMINARY




FLASH




Ground Pins

GROUND PINS





R232 Interface



ATHEROS CONFIDENTIAL
PRELIMINARY

ANT2
PRINTED





CONFIDENTIAL

AP61 - ETHERNET SWITCH

Date Tuesday, June 23, 2009 Size C Rev 000 Sheet 4 of 4 DWG NO 245-01368-090