


17:21:05 22.11.2018


### 4.15c\_n-mode\_MCS3\_ch102




17:27:13 22.11.2018

4.16c\_n-mode\_MCS3\_ch151








### 17:35:37 22.11.2018


### 4.17c\_ac-mode\_MCS4\_ch046




17:43:59 22.11.2018

4.18c\_ac-mode\_MCS4\_ch62








17:52:40 22.11.2018


### 4.19c\_ac-mode\_MCS4\_ch134




17:58:23 22.11.2018

4.20c\_ac-mode\_MCS4\_ch159








18:07:36 22.11.2018


### 4.21c\_ac-mode\_MCS1\_ch042




18:16:04 22.11.2018

4.22c\_ac-mode\_MCS1\_ch58








### 18:24:19 22.11.2018

### 4.23c\_ac-mode\_MCS1\_ch106




18:27:31 22.11.2018


4.24c\_ac-mode\_MCS1\_ch155



# 2.6. Band edge compliance




9.01a\_a-mode\_18MBps\_ch036




 $9.01b_a$ -mode\_18MBps\_ch048






 $9.02a\_a\text{-}mode\_18MBps\_ch052\_STep1$ 




 $9.02a\_a\text{-mode}\_18MBps\_ch052\_STep2$ 






 $9.02b\_a\text{-}mode\_18MBps\_ch064$ 




9.03a\_a-mode\_18MBps\_ch100






 $9.03b_a$ -mode\_18MBps\_ch140




9.04a\_a-mode\_18MBps\_ch149






 $9.04b\_a\text{-}mode\_18MBps\_ch165$ 




9.05a\_n-mode\_MCS7\_ch036






9.05b\_n-mode\_MCS7\_ch048




9.06a\_n-mode\_MCS7\_ch52\_Step1






9.06a\_n-mode\_MCS7\_ch52\_Step2




9.06b\_n-mode\_MCS7\_ch064






 $9.07a\_n\text{-}mode\_MCS7\_ch100$ 




 $9.07b_n-mode_MCS7\_ch140$ 






# $9.08a_n$ -mode\_MCS7\_ch149




9.08b\_n-mode\_MCS7\_ch165






9.09a\_ac-mode\_MCS1\_ch036




9.09b\_ac-mode\_MCS1\_ch048






 $9.10a\_ac\text{-}mode\_MCS1\_ch52\_Step1$ 




 $9.10a\_ac\text{-}mode\_MCS1\_ch52\_Step2$ 






9.10b\_ac-mode\_MCS1\_ch064




9.11a\_ac-mode\_MCS1\_ch100






9.11b\_ac-mode\_MCS1\_ch140




9.12a\_ac-mode\_MCS1\_ch149






9.12b\_ac-mode\_MCS1\_ch165




9.13a\_n-mode\_MCS3\_ch038






9.13b\_n-mode\_MCS3\_ch046




9.14a\_n-mode\_MCS3\_ch54\_STep1






9.14a\_n-mode\_MCS3\_ch54\_STep2




9.14b\_n-mode\_MCS3\_ch062






 $9.15a_n$ -mode\_MCS3\_ch102




9.15b\_n-mode\_MCS3\_ch134






**9.16a\_n-mode\_MCS3\_ch151** 




9.16b\_n-mode\_MCS3\_ch159






 $9.17a\_ac\text{-}mode\_MCS4\_ch038$ 




9.17b\_ac-mode\_MCS4\_ch046






9.18a\_ac-mode\_MCS4\_ch54\_Step1




9.18a\_ac-mode\_MCS4\_ch54\_Step2






 $9.18b\_ac\text{-}mode\_MCS4\_ch62$ 




9.19a\_ac-mode\_MCS4\_ch134






9.19b\_ac-mode\_MCS4\_ch134




 $9.20a\_ac\text{-}mode\_MCS4\_ch159$ 






9.20b\_ac-mode\_MCS4\_ch159




9.21a\_ac-mode\_MCS1\_ch042






9.21b\_ac-mode\_MCS1\_ch042




9.22a\_ac-mode\_MCS1\_ch58\_Step1






 $9.22a\_ac\text{-}mode\_MCS1\_ch58\_STep2$ 




9.22b\_ac-mode\_MCS1\_ch58






9.23a\_ac-mode\_MCS1\_ch106





 $9.24a\_ac\text{-}mode\_MCS1\_ch155$ 



9.24b\_ac-mode\_MCS1\_ch155




## 2.6.1. Canada RSS-247 requirement

### 2.6.1.1. 20 MHz



08:29:00 13.12.2018

# 35.01a\_OBW\_amode\_ch48\_20\_18Mbit




08:33:42 13.12.2018

35.01b\_CHPWR\_amode\_ch48\_20\_18mbit




Annex 1 to Test Report 18-1-0048601T01a-C2, Page 249 of 259



08:37:42 13.12.2018


35.01c\_BE\_high\_amode\_ch48\_20\_18mbit




09:06:21 13.12.2018

35.01d\_BE\_low\_amode\_ch52\_20\_18mbit









10:05:39 13.12.2018


35.02a\_OBW\_nmode\_ch48\_20\_MCS7



35.02b\_CHPWR\_nmode\_ch48\_20\_MCS7








10:09:58 13.12.2018

35.02c\_BE\_high\_nmode\_ch48\_20\_MCS7



10:24:59 13.12.2018

35.02d\_BE\_low\_nmode\_ch52\_20\_MCS7




Annex 1 to Test Report 18-1-0048601T01a-C2, Page 252 of 259



10:28:56 13.12.2018


### 35.03a\_OBW\_acmode\_ch48\_20\_MCS1



35.03b\_CHPWR\_acmode\_ch48\_20\_MCS1




Annex 1 to Test Report 18-1-0048601T01a-C2, Page 253 of 259



10:32:13 13.12.2018


35.03c\_BE\_high\_acmode\_ch48\_20\_MCS1



 $35.03d\_BE\_low\_acmode\_ch52\_20\_MCS1$ 




### 2.6.1.2. 40MHz




10:39:16 13.12.2018


# $35.04a\_OBW\_nmode\_ch46\_40\_MCS3$



35.04b\_CHPWR\_nmode\_ch46\_40\_MCS3








10:42:46 13.12.2018


35.04c\_BE\_high\_nmode\_ch46\_40\_MCS3




10:45:04 13.12.2018

35.04d\_BE\_low\_nmode\_ch54\_40\_MCS3









### 10:49:08 13.12.2018


### 35.05a\_OBW\_acmode\_ch46\_40\_MCS4



35.05b\_CHPWR\_acmode\_ch46\_40\_MCS4








10:51:50 13.12.2018

35.05c\_BE\_high\_acmode\_ch46\_40\_MCS4




10:47:08 13.12.2018

35.05d\_BE\_low\_acmode\_ch54\_40\_MCS4




### 2.6.1.3. 80MHz



### 10:54:19 13.12.2018

### 35.06a\_OBW\_acmode\_ch42\_80\_MCS1




10:55:50 13.12.2018

35.06b\_CHPWR\_acmode\_ch42\_80\_MCS1




Annex 1 to Test Report 18-1-0048601T01a-C2, Page 259 of 259



10:53:16 13.12.2018

35.06c\_BE\_high\_acmode\_ch42\_80\_MCS1



10:58:30 13.12.2018

35.06d\_BE\_low\_acmode\_ch58\_80\_MCS1