



Phitowin KT945 sch V1.0














(3)	+V1.05SO	R814 ₍₀₈₀₈₎ 10k R804 ₍₀₈₀₈₎ 10k/X	FSLA	R807	→ MCH_BSEL0	(6)
(3)	CPU_BSEL1 >	R805 ₀₅₀₃ 10k/X	FSLB	R808 ₀₈₀₃ 1k	→ MCH_BSEL1	(6)
(3)	ÇPU_BSEL2 ≻	R806 _{percel} 10k/X	FSLC	R809	→ MCH_BSEL2	(6)
(5)		R816 ₀₈₀₃ 10k		LISTS!	/ MOT BOLLE	(0)

SELECTION TABLE						
FSC	FSB	FSA	Host Clock			
BSEL2	BSEL1	BSEL0	frequency MH			
1	0	1	100			
0	0	1	133			
0	1	1	166			
0	1	0	200			
0	0	0	266			
1	0	0	333			
1	1	0	400			
1	1	1	Reserved			

	(intel)	Concord River				Intel Confidential			
		Title	CK505						
		Size Custom	Document Number						Rev 1.0
		Date:	Friday, February 13, 2009		Sheet	2	of	35	









Concord River Intel Confidential


Title 945GSE Part 1/5


Size Nocument Number A3 Rev 1.0


Date: Friday, February 13, 2009 Sheet 5 of 35


























SPWG Require LCDVDD rising time is 0.5-10ms,1-10ms is better
















Concord River Intel Confidential


Title ICH7M Part 1/4


Size Document Number Rev
1.0

Date: Friday, February 13, 2009 Sheet 13 of 35









Friday, February 13, 2009 Sheet 17


Document Number


SATA Conn.

Intel Confidential

of

Rev 1.0






Concord River Intel Confidential

Title Card Reader Conn.

Size A3 Document Number A3 Date: Friday, February 13, 2009 Sheet 18 of 35




Concord River


Document Number

Mini PCIE Slot

(intel

Intel Confidential








Concord River Intel Confidential


Title FAN


Size A3 Document Number A3 Rev 1.0
Date: Friday, February 13, 2009 Sheet 21 of 35

























Concord River Intel Confidential
Title System 3.3V/5V
Size Document Number Custom
Date: Friday, February 13, 2009 Sheet 29 of 35

















V1.0 Change List

- 1, Change CLOCK IC
- 2, Add Adapte Shut down Circuit.
- 3, Change 3.3VSBY/5VSBY to 3.3V/5V control.
- 1, Change J1 Footprint
- 2, Add U12 for Debug
- 3, Add USB Port7 for test
- 4, Add ICH7 GPIO PULLUP Res.
- 5, Change VREF5V_SBY Net.
- 6, correct SATA RX Net.
- 7, Delete R401(Card Reader 3.3V Power)
- 8, Add USB Port7 Conn.
- 9, Change Jcon_80Port
- 10, Change 3VSBY/5VSBY Net.
- 11, Change R757 net for debug.
- 12. Change NB PWRGD Net.
- 13. Change Q802 to 2N7002
- 14. Change R801 to 22K
- 15. Change R538 to 200K, R540 to 51K.
- 16. Add D17,D54
- 17. Change SB net.

2008.11.12 V1.1--->V1.2 Change List

- 1. Change 3IN1 Card Reader net.
- 2. Change EC_RUNTIME_SCI from GPIO7 to GPIO9.
- 3. EC的KB加上拉电阻RN753,RN754。
- 4. Change KB net.
- 5. Change PD3 to P-MOS Q65.
- 6. Change R584 net.
- 7. SWAP LCD 1,2 PIN net.
- 8. Change BATT Pin.
- 9. Add BATT PWRBTN circuit.
- 9. Add R557,C579, Delete R588,R589.
- 10, Change C45,C98 to 5V,3.3V,Change C298 footprint.
- 11, Change C775 ,L651 footprint.
- 12, Change R575 to 100K.

- 12, Add R334
- 12, Add R335, C360.
- 12, Change R534, R566 net.
- 12, Delete R581,D552,R578.
- 12, Delete D62,R619,Q608,R618,C606,R633,Q30,R630,R631,C603.
- 12, Delete D554.

