FCC ID: YNIJAZWARES15295

Technical Description:

The brief circuit description is listed as follows:

- U1 and associated circuit act as optical mouse sensor.
- U2 and associated circuit act as 2.4GHz RF transceiver module.
- U3 and associated circuit act as MCU.
- U4 and associated circuit act as EEPROM.
- Y2 and associated circuit act as Clock Oscillator of U2.
- Y1 and associated circuit act as Clock Oscillator of U3.

Antenna Used:

A patch antenna has been used.



SGN6210 RF Transceiver/Framer

Production Data Sheet

Product Description:

The Signia SGN6210 IC is a low-cost, fully integrated CMOS radio frequency (RF) transceiver block, combined with a 64-byte buffered framer block. In normal applications, the SGN6210 is connected to a low-cost microcomputer (MCU). The on-chip framer processes and stores the RF data in the background, unloading this critical timing function from the MCU. This lowers MCU speed requirements, expedites product development time, and frees the MCU for implementing additional product features.

The RF transceiver block is a self-contained, fast-hopping GFSK data modem, optimized for use in the widely available 2.4 GHz ISM band. It contains transmit, receive, VCO and PLL functions, including an on-chip channel filter and resonator, thus minimizing the need for external components. The receiver utilizes extensive digital processing for excellent overall performance, even in the presence of interference and transmitter impairments. Transmit power is digitally controlled. The low-IF receiver architecture results in sensitivity to -80 dBm or better, with impressive selectivity.

The framer register settings determine the over-the-air formatting characteristics. Transmit data is easily sent over-the-air as a complete frame of data, with preamble, address, payload, and CRC. Receiving data is just the opposite, using the preamble to train the receiver clock recovery, then the address is checked, then the data is reverse formatted for receive, followed by CRC. All of this is done in hardware to ease the programming and overhead requirements of the baseband MCU.

For longer battery life, power consumption is minimized by automatic enabling of the various transmit, receive, PLL, and PA sections, depending on the instantaneous state of the chip. A sleep mode is also provided for ultra low current consumption.

This product is supplied in lead-free, RoHS compliant, 32-lead 5x5 mm JEDEC standard QFN package, featuring an exposed pad on the bottom for best RF characteristics.

Ordering Information

SGN6210

RF Transceiver/Framer

Signia Technologies, Inc. 500 Yosemite Dr., Suite 100 Milpitas, CA 95035 USA Phone: (408) 945-9988 FAX: (408) 945-9119 sales@signiatech.com

Key Features:


- Combines 2.4 GHz GFSK RF transceiver with 8-bit data framer function
- Eliminates need for external software or hardware FIFO; offloads MCU for other tasks
- Simple microprocessor interface 4 wires for SPI, plus 3 wires for RST/buffer control
- Each transmit, receive buffer is 64 bytes deep
- Long packets are possible if buffers are read/written before overflow/underflow occurs
- Always 1 Mbps over-the-air symbol rate, regardless of MCU speed or architecture
- Preamble can be 1 to 8 bytes
- Supports 1, 2, 3, or 4 word address (up to 64 bits)
- Various Payload data formats to eliminate DC offset, enhance receive clock recovery and BER
- · Programmable data whitening
- Supports Forward Error Correction (FEC): none, 1/3, or 2/3
- Supports 16-bit CRC
- Power management for minimizing current consumption
- Lead-free 5x5mm QFN package with minimum RF parasitics



Applications:

- Wireless devices that need quick time-to-market
- · Battery Powered wireless devices
- Wireless streaming audio
- Home and factory automation
- Simple and fast wireless data networks
- Cordless headsets and Cellular Phones
- Wireless voice and VOIP
- · Wireless security and access control

Block Diagram



Ratings

Absolute Maximum Ratings								
Parameter	Symbol		Rating	Unit				
i arameter	Gyillboi	MIN	TYP	MAX	Oilit			
Operating Temp.	T _{OP}	-40		+85	°C			
Storage Temp.	T _{STORAGE}	-55		+125	°C			
V _{DD_IO} Supply Volt.	V_{DDIO_MAX}			+3.7	VDC			
V _{DD} Supply Volt.	V_{DD_MAX}			+2.5				
Applied Voltages to Other Pins				+3.7	VDC			
Input RF Level	P _{IN}			+10	dBm			
Output Load mismatch (Z ₀ =50Ω)	VSWR _{OUT}			10:1	VSWR			

Notes:

- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics section below.
- These devices are electro-static sensitive. Devices should be transported and stored in anti-static containers. Equipment and personnel contacting the devices need to be properly grounded. Cover workbenches with grounded conductive mats.

Electrical Characteristics

The following specifications are guaranteed for T_A = 25 $^{\circ}$ C, V_{DD} = 1.80 ± 0.18 VDC, unless otherwise noted:

Parameter	Symbol Specification			ion	Units	Test Condition and Notes		
Parameter	Syllibol	MIN	TYP	MAX	Units	rest condition and Notes		
Current Consumption								
Current Consumption - TX	I _{DD_TX}		26		mA	P _{OUT} = nominal output power		
Current Consumption - RX	I _{DD_RX}		25		mA			
Current Consumption – DEEP IDLE	I _{DD_D_IDLE}		1.9		mA	RF Synthesizer and VCO: OFF (see Reg. 21)		
Current Consumption - SLEEP	I _{DD_SLP}		3.5		uA			
Digital Inputs								
Logic input high	V _{IH}	0.8 V _{DD_io}		V_{DD_io}	٧			
Logic input low	V _{IL}	0		0.8	V			
Input Capacitance	C_ _{IN}			10	pF			
Input Leakage Current	I_LEAK_IN			10	uA			
Digital Outputs								
Logic output high	V _{OH}	0.8 V _{DD_io}		V _{DD_io}	V			
Logic output low	V _{OL}			0.4	V			
Output Capacitance	C_ _{OUT}			10	pF			
Output Leakage Current	I_LEAK_OUT			10	uA			
Rise/Fall Time	T_RISE_OUT			5	nS			
Clock Signals								
BRCLK output frequency	F _{BRCLK}		1, 12, or xtal Freq.		MHz	Depends on Register settings. Always either: 1 MHz Tx clock, 12 MHz APLL clock (Tx, Rx, and Idle), or the buffered 12 MHz crystal oscillator frequency.		
SPI_CLK rise, fall time	T_{r_spi}			200	nS	Requirement for error-free register reading, writing.		
SPI_CLK frequency range	F _{SPI}	0	12		MHz			
Overall Transceiver								
Operating Frequency Range	F_OP	2400		2482	MHz			
Antenna port mismatch	VSWR_I		<2:1		VSWR	Receive mode. Meas. using 50 Ohm balun.		
$(Z_0=50\Omega)$	VSWR_0		<2:1		VSWR	Transmit mode. Meas. using 50 Ohm balun.		

Parameter		Symbol Specification			Units	Test Condition and Notes		
Paran	neter	Symbol	MIN	TYP	MAX	Units	lest Condition ar	ia Notes
Receive Section	on						For BER ≤ 0.1%:	
Receiver sensiti	ivity			-85	-80	dBm	Meas. at ANT pin.	
Maximum useal	ble signal		-20			dBm		
Input 3rd order	intercept point	IIP ₃	-14	-11		dBm		
Data (Symbol) r	ate	Ts		1		us		
Min. Carrier/Inte	erference ratio						For BER ≤ 0.1%	
Co-Channel	Interference	CI_cochannel		9	11	dB	-60 dBm desired signal.	
Adjacent Ch 1MHz offset	. Interference,	CI_1		-1.5	0	dB	-60 dBm desired signal.	
Adjacent Ch 2MHz offset	. Interference,	Cl_2		-30		dB	-60 dBm desired signal. Interference at 2 MHz below	desired signal.
Adjacent Ch > 3MHz offs	. Interference, et	Cl_3		-40		dB	-67 dBm desired signal.	
Image Frequ Interference		CI_ _{Image}		-23	-9	dB	-60 dBm desired signal. Imagalways 2 MHz higher than de	
Adjacent (1N interference		CI_ _{Image_11}		-34	-20	dB	-67 dBm desired signal. Alwa higher than desired signal.	ays 3 MHz
Out-of-Band Blo	ocking	OBB _{_1}	-10			dBm	30 MHz to 2000 MHz	Meas. with
			-27			dBm	2000 MHz to 2400 MHz	ACX BF2520 ceramic filter
		OBB_3	-27			dBm	2500 MHz to 3000 MHz	on ant. pin. Desired
		OBB_4	-10			dBm	3000 MHz to 12.75 GHz	sig70 dBm, BER ≤ 0.1%.
Transmit Secti	on						Reg. 9, bits 15-8 set to 000	00000
RF Output Power	er	P _{AV}		+2		dBm	Power Level 0. Meas. using ACX BL2012 50) Ohm balun.
Modulation Cha	racteristics							
Peak FM Deviation	00001111 pattern	Δ f1 _{avg}	280	314	350	kHz		
	01010101 pattern	Δf2 _{max}	230			kHz	For at least 99.9% of all $\Delta f2_n$	_{nax} meas.
ISI, % Eye C	Open	$\Delta f2_{avg} / \Delta f1_{avg}$	80			%	1010 data sequence referen 00001111 data sequence	ced to
Zero Crossir	ng Error	ZCERR	-125		125	ns	+/- 1/8 of Symbol Period	
In-Band Spuriou	us Emission							
(+/- 550kHz)		IBS_1			-20	dBc		
2MHz offset		IBS_2			-40	dBm	l l	
>3MHz offse	et	IBS_3			-60	dBm		
	Out-of-Band Spurious			< -60	-36	dBm	30 MHz ~ 1 GHz	
⊏⊞ssion, Opera	Emission, Operation			-45	-30	dBm	1 GHz ~ 12.75 GHz, excludes desired signal.	
				< -60	-47	dBm	1.8 GHz ~ 1.9 GHz	
		OBS_O_4		< -65	-47	dBm	5.15 GHz ~ 5.3 GHz	


Parameter	Symbol Specificat			ion Units		Test Condition and Notes		
i didilietei	Gyllibol	MIN	TYP MAX		Office	rest condition and Notes		
RF VCO and PLL Section								
Typical PLL lock range	F _{LOCK}	2340		2560	MHz			
Tx, Rx Frequency Tolerance					ppm	Same as XTAL pins from	equency tolerance	
Channel (Step) Size			1		MHz			
SSB Phase Noise			-95		dBc/Hz	550kHz offset		
			-115		dBc/Hz	2MHz offset		
Crystal oscillator freq. range (Reference Frequency)			12		MHz	Designed for 12 MHz crystal reference freq.		
Crystal oscillator digital trim range, typ.		-12		+12	ppm			
RF PLL Settling Time	T _{HOP}		75	150	uS			
Out-of-Band Spur. Emissions	OBS_1		< -75	-57	dBm	30 MHz ~ 1 GHz	IDLE state,	
	OBS_2		-68	-47	dBm	1 GHz ~ 12.75 GHz	Synthesizer and VCO ON.	
LDO Voltage Regulator Section								
Dropout Voltage	V_{do}			(tbd)	V	Measured during Receive state		
Quiescent current	Iq			6	uA	No-load current consumed by LDO reg.		

Pin Description

Pin No.	Pin Name	Туре	Description		
1, 2	VDD	PWR	Power supply voltage.		
3	NC		DO NOT CONNECT. Reserved for factory test.		
4	GND	GND	Ground connection.		
5	ANT	50Ω RF	RF input/output.		
6	VDD	PWR	Power supply voltage.		
7, 8	NC		DO NOT CONNECT. Reserved for factory test.		
9, 10	VDD	PWR	Power supply voltage.		
11, 12, 13	NC		DO NOT CONNECT. Reserved for factory test.		
14	BRCLK	0	Outputs 1MHz Tx symbol clock, 12 MHz APLL, or crystal clock.		
			See register definitions for details.		
15	PKT_FLAG	0	Transmit/Receive packet process flag.		
16	RXCLK	0	Receiver symbol timing clock recovery output. Fixed at 1 MHz fundamental rate.		
<u>17</u>	FIFO_FLAG	0	FIFO full/empty flag.		
18	VDD	PWR	Power supply voltage.		
19	GND	GND	Ground connection.		
20	SPL SS	I	Enable line for the SPI bus. Active low.		
21	SPI_MOSI	I	Data input for the SPI bus.		
22	SPI_CLK	I	Clock line for the SPI bus.		
23	RESET_n_	I	When RESET_n is low, most of the chip shuts down to conser power.		
			When raised high, RESET_n is used to turn on the chip, restoring all registers to their default value.		
24	SPI_MISO	0	Data output for the SPI bus.		
25	VDD_IO	PWR	Vdd for the digital i/o pins. Nominally +3.3 VDC.		
26	LDO_VDD	PWR	Unregulated input to the on-chip LDO volt. regulator.		
27	LDO_VOUT	PWR	+1.8V output of the on-chip LDO voltage regulator.		
28	СКРНА	DI	SPI Clock phase. When 0, SPI MOSI data clocked in on rising edge of SPI_CLK. When 1, SPI_MOSI data clocked in on falling edge of SPI_CLK.		
29	GND	GND	Ground connection.		
30	VDD	PWR	Power supply voltage.		
31	XTALO	ΑO	Output of the crystal oscillator gain block.		
32	XTALI	ΑI	Input to the crystal oscillator gain block.		
Exposed pad	GND	GND	Ground connection.		


SPI Command Format 1

CKPHA = 0:



SPI Command Format 2


CKPHA = 1:




Register Information

For the latest register value recommendations, please contact your Signia technical representative.

State Diagram




Typical Application




Simple, low-power (0 dBm) 2.4 GHz RF Transceiver with Framing and data buffers

Typical 2-Layer PCB Layout

Top Layer:




Bottom Layer, as viewed through the top layer:



Package Outline

QFN 32 Lead Exposed Pad Package, 5x5 mm Pkg. 0.5mm Pitch (JEDEC) MO-220-A



Dim.	Min.	Nom.	Max.	Dim.	Min.	Nom.	Max.
Α	0.80	0.85	1.00	L	0.30	0.40	0.50
A1	0.00	0.02	0.05	θ	0°		12°
A2	0.60	0.65	0.80	R	0.09		
A3		0.20 REF		K	0.20		
b	0.18	0.25	0.30	aaa			0.15
D/E		5.00 BSC		bbb			0.10
D1/E1		4.75 BSC		CCC			0.10
D2/E2	3.15	3.30	3.45	ddd	-		0.05
е		0.50 BSC	•				

IR Reflow Standard

Follow: IPC/JEDEC J-STD-020 B

Condition: Average ramp-up rate (183°C to peak): 3 °C/sec. max.


Preheat: 100~150°C 60~120sec

Temperature maintained above 183° C: $60\sim150$ seconds Time within 5° C of actual peak temperature: $10\sim30$ sec.

Peak temperature: 240+0/-5 °C Ramp-down rate: 6 °C/sec. max.

Time 25°C to peak temperature: 6 minutes max.

Cycle interval: 5 minutes



Time (sec)

Contact Information

Signia U.S.

Signia Technologies, Inc. 500 Yosemite Drive, Suite 100 Milpitas, CA 95035 USA

Phone: (408) 945-9988 Fax: (408) 945-9119

sales@signiatech.com

Signia Taiwan

Signia Technologies Co., Ltd. 7F., No.68, Sec. 3, Nanjing E. Rd., Jhongshan District, Taipei City 104, Taiwan

(Tel) 886-02-2515-1956 (Fax) 886-02-2515-1963

AlexJ@signiatech.com

Internet

http://www.signiatech.com/

Information given in this data sheet is believed to be accurate and reliable at the time of printing; however, Signia reserves the right to make changes to products and specifications without notice.

Signia makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Signia assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

LIFE SUPPORT POLICY

SIGNIA PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF SIGNIA.

- 1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably
 expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.