

CPU1





 MAINCHIP_PAD_DDR3

 Trile


 CPU1

 Size
 A3
 Document Number
 Rev

 A3
 V1.0>
 Rev

 Date:
 Friday, September 23, 2011
 Sheet
 5
 of
 16

CPU2



 MAINCHIP_PAD_DDR3

 Title
 CPU2


 Size A3
 Document Number

 Rev


 A3
 - V1.0 Rev


 Date:
 Friday, September 23, 2011
 Sheet 6 of 16


POWER-PMU



POWER INPUT







PACK OK

MAINCHIP_PAD_DDR3									
Title	POWER-PMU								
Size A3	Document Number <v1.0></v1.0>					Rev			
Date:	Friday, September 23, 2011	Sheet	7	of	16	•			

VCC-3V3

INTVDD


RTCVDD


CSI-1V8


CSI1-I<u>O-</u>2V8

CPUVDD


POWER-DC/DC











MAINCHIP_PAD_DDR3						
Title	POWER-DC/DC					
Size A3	Document Number <v1.0></v1.0>					Rev
Date:	Friday, September 23, 2011	Sheet	8	of	16	•

















NAND Flash

TSOP-48 Nand











pack ok


- (1) 接1片单片选Nand 时,NSR2、NSR1断开
- (2) 接1片双片选Nand 时,连接NSR2,断开NSR1
- (3) 接1片四片选Nand 时,连接NSR1,断开NSR2
- (4) 接2片单片选或接2片双片选Nand时,连接NSR1,断开NSR2 (5) 接Intel、Toshiba、Samsung 2xnm TSOP Nand时, NSR4连接,NSR5断开; 其它的NSR4断开,NSR5连接

	MAINCHIP_PAD_DDR3								
Title									
	NAND	Flash							
Size A3	Docume	nt Number	<v1.0></v1.0>				Rev		
Date:	Friday, September 23, 2011		Sheet	15	of	16			


WIFI-GSENSOR







预留DEBUG测试点,以备调试使用



| MAINCHIP_PAD_DDR3