





REV.	ECN No.	DESCRIPTION	Date	APPRO.	Hanso	ng (Nanjin	ıa) Tech	nol	oav I td.
							.9,		ogj Liu.
					No.HS/QI	R-RD-25			
						N CONTAINED IN THIS			
						GY CO.,LTD. ANY REI			
						RMISSION OF HANSON	NG TECHNOLOG	/ CO.,L	TD. IS PROHIBITED
					Document Number: HS40-	-Audio M PLUS_B0	9 VM10-??.SC	Sheet:	
					Project:			State:	
					Drafted	PI	HW Manager		R&D Director
					by:	Checked:	Checked:		Approved:
					Date:	Date:			Date:














REV.	ECN No.	DESCRIPTION	Date	APPRO.	Hancong (Nanjing) Tachnology Ltd			v I td		
					Hansong (Nanjing) Technology Ltd.				jy ∟ια.	
					THE INFORMATION CONTAINED IN THIS DRAWING IS T SONG TECHNOLOGY CO.,LTD. ANY REPRODUCTION I				PART OF WHOLE WITHOUT	
					THE WRITTEN PERMISSION OF HANSONG TECHNOLOGY CO.,LTD. Document Number: HS40-B008-MOSaudio-BT Vm10 .SCH Sheet:			CO.,L1	D. IS PROHIBITED	
								1		
					Project:			State: VC1		
					Drafted	PL	HW Manager		R&D Director	
					by:	Checked:	Checked:		Approved:	
					Date:	Date:			Date:	



































MT7620 Boot Up Strapping

Pin Name	Description	Value					
WLAN_ACT_LED	DRAM_FROM_EE For non scan mode:	0: DRAM configuration from EEPROM 1: DRAM configuration from Auto Detect					
ANT_TRN	DBG_JTAG_MODE	0: EPHY_LED 1: JTAG MODE					
ANT_TRNB	XTAL_FREQ_SEL	0: 20MHz					
{SPI_WP, SPI_HOLD}	DRAM_TYPE	01: DDR1 (CPU/3) TSOP 10: DDR2 (CPU/3) FBGA 11: SDRAM (CPU/5) (LVTTL 3.3 V) TSOP Package					
{SPI_MOSI SPI_CLK, TXD2, GPIO0 }	CHIP_MODE[3:0]	A vector to set chip function/test/debug modes. In non-test/debug operation,					
		0010: Normal mode (boot from SPI 3Byte Addr)					

