

RTL8196C GPIO definition			
RTL8196C pin	GPIO Name	I/O	Function
pin 100	GPIOA2	I	GPIO22
pin 98	GPIOA6	O	SYSTEMLED
pin 96	GOIPA3	I	WPS
Pin 97	GOIPA4	O	WPSLED
pin 99	GPIOA5	I	Reset/Default
pin 109	GPIOC0	I	CLKREQn
pin 108	GPIOB7	I	WAKE#
pin 102	GPIOB3	I	GPIO33
pin 101	GPIOB2	O	GPIO55



CC&C Technologies, Inc.

Title

KingSton Wireless Storage (70-0M5200-0C)

Size
A


Document Number
<Doc>

Rev
0C


Date: Tuesday, April 19, 2011

Sheet 1 of 7





Configure Interface




SDRAMClkSel[2:0]

000:	65.625 MHz
001:	78.125 MHz
010:	125 MHz
011:	150 MHz
100:	156.25 MHz (default)
101:	168.75 MHz
110:	193.75 MHz
111:	237.5 MHz

CPUClkSel[2:0]


000:	250 MHz
001:	270 MHz
010:	290 MHz
011:	310 MHz
100:	330 MHz
101:	350 MHz
110:	370 MHz
111:	390 MHz

Signal	Function	Description
MA1	BOOTSEL	0: NOR Flash(default) 1: SPI Flash
MA3	Clklx_from_clkm	0: default 1: Clk_lx come from clk_m
MA4	Enable external reset	0: disable (default) 1: enable
MA5	SYNC_LX_OC	0: default 1: set SYNC_OC=SYNC_LX =SYNC_LX_OC for testing
MA[6:8]	(DRAM SEL CLK) clk_m2x_freq_Sel[0:2]	H/W strap can set 3 bits[0:2]
MA[9:11]	(CPU SEL CLK) clk_cpu_freq_Sel[1:3]	H/W strap can set 3 bits[1:3]
MA12	ck_cpu_div_sel	0: default 1: pll_cpu divide by 2
MA13	en_router_mode	0: 1 port AP mode 1: 5 port router mode (default)





		CC&C Technologies, Inc.	
		KingSton Wireless Storage (70-0M5200-0C)	
Size A	Document Number Configure Interface		Rev 0C
Date:	Tuesday, April 19, 2011	Sheet	3 of 7

Main Board



Power Board



		CC&C Technologies, Inc.	
		KingSton Wireless Storage (70-0M5200-0C)	
Size	B	Document Number	Rev 0C
Date:	Tuesday, April 19, 2011	Sheet	4 of 7

RF 50 ohms trace

Power and Ground

1.5V Trace

1.2V Trace

RF PATH A

Xtal

40MHz CLK to
RTL8196C

RTL8188RE

PCI-E Interface

CC&C

CC&C Technologies, Inc.

Title
KingSton Wireless Storage (70-0M5200-0C)

Size
Custom
Document Number
RTL8188RE
Rev
0C

Date: Tuesday, April 19, 2011 Sheet 6 of 7

