Cover page is removed for double blind review

Author names are deducted for double blind review

Copyright 2011-2018.
This work is licensed under the Creative Commons Attribution 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by/3.0/.

Contents

Pr	reface	7
Ac	Section 11 12 12 13 14 15 15 16 16 16 17 17 18 18 19 19 19 19 19 19	
1	Introduction 1.1 High-level Synthesis (HLS) 1.2 FPGA Architecture 1.3 FPGA Design Process. 1.4 Design Optimization 1.4.1 Performance Characterization 1.4.2 Area/Throughput Tradeoffs 1.4.3 Restrictions on Processing Rate 1.4.4 Coding Style. 1.5 Restructured Code 1.6 Book Organization	11 13 19 20 20 22 26 27 28
2	Finite Impulse Response (FIR) Filters 2.1 Overview 2.2 Background 2.3 Base FIR Architecture 2.4 Calculating Performance 2.5 Operation Chaining. 2.6 Code Hoisting 2.7 Loop Fission 2.8 Loop Unrolling 2.9 Loop Pipelining 2.10 Bitwidth Optimization 2.11 Complex FIR Filter 2.12 Conclusion	31 32 33 35 36 38 39 40 43 47
3	CORDIC 3.1 Overview	56 61 64 67

	3.5.3 Overflow, Underflow, and Rounding	72 73 75 75
	Discrete Fourier Transform 4.1 Fourier Series	79 82 83 87 92 94
5	Fast Fourier Transform 5.1 Background 5.2 Baseline Implementation 5.3 Bit Reversal 5.4 Task Pipelining 5.5 Conclusion	108 111 113
6	Sparse Matrix Vector Multiplication 6.1 Background 6.2 Baseline Implementation 6.3 Testbench 6.4 Specifying Loop Properties 6.5 C/RTL Cosimulation 6.6 Loop Optimizations and Array Partitioning 6.7 Conclusion	119 120 122 123 124
7	Matrix Multiplication17.1 Background7.2 Complete Matrix Multiplication7.3 Block Matrix Multiplication7.4 Conclusion	130 133
8	Prefix Sum and Histogram 8.1 Prefix Sum	148 149 152

			157
	9.1	Background	
		9.1.1 Representing Video Pixels	
		9.1.2 Digital Video Formats	
		9.1.3 Video Processing System Architectures	
	9.2	Implementation	
		9.2.1 Line Buffers and Frame Buffers	
		9.2.2 Causal Filters	
	0.2	Conclusion	
	9.5	Conclusion	1/1
10	Sor	rting Algorithms	173
	10.1	1 Introduction	173
	10.2	2 Insertion Sort	174
		10.2.1 Basic Insertion Sort Implementation	
		10.2.2 Parallelizing Insertion Sort	
		10.2.3 Explicit Systolic Array For Insertion Sort	
	10.3	B Merge Sort	
		10.3.1 Basic Merge Sort	
	10 4	10.3.2 Restructured Merge Sort	
	10.4	4 Conclusion	192
11	Huf	ffman Encoding	195
	11.1	l Background	195
	11.2	2 Implementation	199
		11.2.1 Filter	202
		11.2.2 Sort	
		11.2.3 Create Tree	
		11.2.4 Compute Bit Length	
		11.2.5 Truncate Tree	
		11.2.6 Canonize Tree	
		11.2.7 Create Codeword	
		11.2.8 Testbench	
	11.3	3 Conclusion	223
Bil	oliog	graphy	225
Gle	ossa	ary	231
Ac	rony	yms	235

Preface

"When someone says, want a programming language in which I need only say what I wish done', give him a lollipop." -Alan Perlis

This book focuses on the use of algorithmic high-level synthesis (HLS) to build application-specific FPGA systems. Our goal is to give the reader an appreciation the process of reating an optimized hardware design using HLS. Although the details are, of necessity, different from parallel programming for multicore processors or GRbany of the fundamentation cepts are similar. For exampledesigners must understand memory hierarchy and bandwidthand temporal locality of reference, parallelism, and tradeoffs between computation and storage.

This book is a practical guide for anyone interested in building FPGA systemsiversity environment, it is appropriate for advanced undergraduate and graduate theuragese time, it is also usefufor practicing system designers and embedded programmeetosok assumes the reader has a working knowledge of C/C++ and includes a significant amount of sample code. In addition, we assume familiarity with basic computer architecture concepts (pipelining, speedup, Amdahl's Lawetc.). A knowledge of the RTL-based FPGA design flow is helpflithough not required.

The book includes several atures that make it particularly valuable in a classroom environment. It includes questions within each chaptethat will challenge the reader solidify their understanding of the material. There are associated projects at were developed and used in the HLS class taught at xxxxxxxxxxxxxxx. We will make the files for these projects available to instructor pon request. These projects teach concepts HLS using examples in the domain of digital signal processing with a focus on developing wireless communication systems. Each project is more or less associated with one chapter in the book projects have reference designs targeting FPGA boards distributed through the Xilinx University Program (http://www.xilinx.com/support/university.html). The FPGA boards are available for commercial purchaseny reader of the book is encouraged to request an evaluation license of Vivado HLS at http://www.xilinx.com.

This book is *not*primarily about HLS algorithmsThere are many excellent resources that provide details about the HLS process including algorithms for scheduling. ce allocation, and binding [5129,18,26]. This book is valuable in a course that focuses on these concepts as supplementary materigiving students an idea of how the algorithms fit together in a coherent form, and providing concrete use cases of applications developed in a HLSTainsgbagk.is also *not* primarily about the intricacies of FPGA architectures or RTL design tellowiques, again it may be valuable as supplementary mallor that lose looking to understand more about the system-level context.

This book focuses on using Xilinx tools for implementing designaticular Vivado HLS

to perform the translation from C-like code to RTL. C programming examples are given that are specific to the syntax used in VivadbS. In general, the book explains not only VivadbS specificsbut also the underlying generic HLS concepts that are often found in other Weols. encourage readers with access to other tools to understand how these concepts are interpreted in any HLS tool they may be using.

Good luck and happy programming!

Acknowledgements

Removed for double blind review

Chapter 1

Introduction

1.1 High-levelynthesis (HLS)

The hardware design process has evolved significantly over the Weben the circuits were small, hardware designers could more easily specify every transistor, how they were wired together and their physicallayout. Everything was done manually our ability to manufacture more transistors increased, hardware designers began to rely on automated design tools to help them in the process of creating the circuits tools gradually become more and more sophisticated and allowed hardware designers to work at higher levels of abstraction and thus become more efficient Rather than specify the layout of every transistor, a hardware designer could instead specify digital circuits and have electronic design automation (EDA) tools automatically translate these more abstract specifications into a physical layout.

The Mead and Conway approach [50] of using a programming language (e.g., Verilog or VHDL) that compiles a design into physidralps took hold in the 1980since that time, the hardware complexity has continued to increase at an exponential which forced hardware designers to move to even more abstract hardware programming language ser-transfer levent) was one step in abstraction adesigner to simply specify the registers and the operations performed on those registers, without considering how the registers and operations are eventually implementation and tools can translate RTL specifications into a digital circuit model and then subsequently into the detailed specification for a device that implements the detailed in specification might be the files necessary to manufacture a custom device or might be the files necessary to program an off-the-shelf device, as an field-programmable gate array (FPGA). Ultimately, the combination of these abstractions enables designers to build extraordinarily compl systems without getting lost in the details of how they are implementational perspective on the value of these abstractions can be found in [42].

high-level synthesis (HLS) is yet another step in abstraction that enables a designer to focus on larger architectural questions rather than individual registers and cycle-to-cyclenspeadtions. a designer captures behavior in a program that does not include specific registers or cycles and ar HLS tool creates the detailed RTL micro-architecture of the first tools to implement such a flow was based on behavior and generated an RTL-leventhitecture also captured in Verilog[35]Many commerciatools now use C/C++ as the input language of the most part the language is unimportant, assuming that you have a tool that accepts the program you want to synthesize!

Fundamentally, algorithmic HLS does several things automatically that an RTL designer does manually:

- HLS analyzes and exploits the concurrency in an algorithm.
- HLS inserts registers as necessary to limit critical paths and achieve a desired clock frequency
- HLS generates control logic that directs the data path.
- HLS implements interfaces to connect to the rest of the system.
- HLS maps data onto storage elements to balance resource usage and bandwidth.
- HLS maps computation onto logic elements performing user specified and automatic optimizations to achieve the most efficient implementation.

Generally, the goal of HLS is to make these decisions automatically based upon user-provided input specification and design constraints ever, HLS tools greatly differ in their ability to do this effectively ortunately, there exist many mature HLS tools (e.g., Xilinx VIVI Globerg [13], and Mentor Catapult HLS) that can make these decisions automatically for a wide range of applications. We will use Vivad HLS as an exemplar for this book nowever the general techniques are broadly applicable to most HLS tools though likely with some changes in input language syntax/semantics.

In general, the designer is expected to supply the HLS tool a functional specification, describe t interface, provide a target computational device, and give optimization Mobine computer in the following inputs:

- A function specified in C, C++, or SystemC
- A design testbench that calls the function and verifies its correctness by checking the results.
- A target FPGA device
- The desired clock period
- Directives guiding the implementation process

In general, HLS tools can not handle any arbitrary softward around concepts that are common in software programming are difficult to implement in hardward arbardware description offers much more flexibility in terms of how to implement the computationally requires additional information to be added by the designers (suggestions or #pragmas) that provide hints to the toolabout how to create the most efficient designar, HLS tools simultaneously limit and enhance the expressiveness of the input lafiguagemple, it is common to not be able to handle dynamic memory allocationere is often limited support for standard librasiestem calls are typically avoided in hardware to reduce complexity, ability to perform recursion is often limited. On the other hand, HLS tools can dealwith a variety of different interfaces (direct memory access, streaming, on-chip men and only be tools can perform advanced optimizations (pipelining, memory partitioning, bitwidth optimization) to create an efficient hardware implementation.

We make the following assumptions about the input function specification, generally adheres to the guidelines of the VivadloS tool:

- No dynamic memory allocation (no operators like malloc(), free(), new, and delete())
- Limited use of pointers-to-pointers (e.g., may not appear at the interface)

- System calls are not supported (eaghort(),exit(),printf(),etc. They can be used in the code, e.g., in the testbench, but they are ignored (removed) during synthesis.
- Limited use ofother standard libraries (e.gommon math.h functions are suppolited, uncommon ones are not)
- Limited use of function pointers and virtual functions in C++ classes (function calls must be compile-time determined by the compiler).
- No recursive function calls.
- The interface must be precisely defined.

The primary output of an HLS tool is a RTL hardware design that is capable of being synthesized through the rest of the hardware design flow dditionally, the tool may output testbenches to aid in the verification processally, the tool will provide some estimates on resource usage and performance vivado HLS generates the following outputs:

- Synthesizable Verilog and VHDL
- RTL simulations based on the design testbench
- Static analysis of performance and resource usage
- Metadata at the boundaries of a design, making it easier to integrate into a system.

Once an RTL-levedesign is available ther tools are usually used in a standard RTL design flow. In the Xilinx Vivado Design Suitelogic synthesis is perform to a netlist of primitive FPGA logical elemients netlist (consisting of logical elements and the connections between them) is then associated with specific resources in a target device, a process called place and route (PART) he resulting configuration of FPGA resources is captured in a bitstream which can be loaded onto the FPGA to program its functional by bitstream contains a binary representation of the configuration of each FPGA resource, including logic elements, wire connections, and on-chip member size Xilinx UltraScale FPGAs will have over 1 billion configuration bits and even the "smaller" devices have hundreds of millions of bits [64].

1.2 FPGA Architecture

It is important to understand the modern FPGA architectures since many of the HLS optimizations specifically target these features the decade FPGAs have gone from small rays of programmable logic and interconnect to massive arrays of the FPGA architecture are relevant to HLS. It is not our intention (nor do we think it is necessary) to provide substantial details of the FPGA architecture Rather we aim to give the reader enough information to understand the HLS reports and successfully use and leverage the HLS directives, many of which very specifically target mode FPGA architectural features.

FPGAs are an array ofprogrammable logic blocks and memory elements that are connected together using programmable interconnected lookup table (LUT) – a memory where the address signal are the inputs and the outputs are stored




Figure 1.1:Part a) shows a 2 input LUT,i.e., a 2-LUT. Each of the four configuration bits can be programmed to change the function of the 2-LUT making it a fully programmable 2 input logic gate.Part b) provides a sample programming to implement an ANDhgatælues in the "out" column from top to bottom correspond directly to configuration bits 0 thPatgth 3hows a simple slice that contains a slightly more complex 3-LUT with the possibility of storing the output into a flip-flop (FF). Note that there are nine configurationelogitate to program the 3-LUT and one to decide whether the output should be direct from the 3-LUT or the one stored in the FF. More generally, a slice is defined as a small number of LUTs and FFs combined with routing logic (multiplexers) to move inputs, outputs, and internal values between the LUTs and FFs.

in the memory entri As_n *n*-bit LUT can be programmed to compute any *n*-input Boolean function by using the function's truth table as the values of the LUT memory.

Figure 1.1 a) shows a 2 input LUT. It has 2 configuration bitchese bits are the ones that are programmed to determine the functionality of the flightre 1.1 b) shows the truth table for a 2 input AND gateBy using the four values in the "out" column for configuration bits 0-3, we can program this 2 input LUT to be a 2 input AND gate functionality is easily changed by reprogramming the configuration this.is a flexible and fairly efficient method for encoding smaller Boolean logic functions to FPGAs use a LUTs with 4-6 input bits as their base element for computation arger FPGAs can have millions of these programmable logic elements.

How would you program the 2-LUT from Figure 1.1 to implement an XOR gate? An OR gate? How many programming bits does an n input (n-LUT) require?

How many unique functions can a 2-LUT be programmed to implement? How many unique functions can a n input (n-LUT) implement?

The FF is the basic memory element for the FPGAThey are typically co-located with a LUTs. LUTs can be replicated and combined with FFs and other specialized functionsa(e.g., full adder) to create a more complex logic element called a configurable logic blooksgiclb, array block (LAB), or slice depending on the vendor or designed the term slice since it is the resource reported by the VivadoLS tool. A slice is a smallhumber of LUTs,FFs and multiplexers combined to make a more powperofigurammable logic elemeTite exact number and combination of LUTs,FFs and multiplexers varies by architectbrook, generally a slice has only few of each of these elemeTitgure 1.1 c) shows a very simple slice with one 3-LUT and




Figure 1.2:A slice contains a smallumber of LUTs and FF. We show a very simple slice with one LUT and one FF though generally these have two or more softeness have connected to one another using a routing chanaed switchboxThese two provide a programmable interconnect that provide the data movement between the programmable logic elementsh(elixeix)chbox has many switches (typically implemented as pass transistors) that allow for arbitrary wiring configurations between the different routing tracks in the routing tracks adjacent to the switchbox

one FF. A slice may also use some more complex logic functionnexample;t is common to embedded a full adder into a slibes is an example of "hardening" the FPGA; this full adder is not programmable logic – it can only be used as a full adder, but it is common to use full adders (to make addition operations) and it is more efficient to use the custootdefulls opposed to implementing a full adder on the programmable logic (which is also an Amplitation)s, overall it is beneficial to have a hard full adder in the slice.

Programmable interconnect is the other key element of an FPGA. It provides a flexible network of wires to create connections between the slice are connected to a routing channel routing channel contains a set configuration bits can be programmed to connect or disconnect the inputs/outputs of the slice to the programmable intercontains are connected to switch we witch box witchbox is a collection of switches that are implemented as pass transistors provide the ability to connect the routing tracks from one routing channels to another.

Figure 1.2 provides an example of how a sticking channel switchbox are connected. Each input/output to the slice can be connected to one of many routing tracks that exist in a routing channel. You can think ofrouting tracks as single bit wire the physical connections between the slice and the routing tracks in the routing channel are configured using a pass transistor that is programmed to perform a connect or disconnect from the input/outpute sfice and the programmable interconnect.

The switchboxes provides a connection matrix between routing tracks in adjacent routing channels. Typically, an FPGA has a logical2D representation that is, the FPGA is designed in a manner that provides a 2D abstraction for computation of often called an "island-style" architecture where the slices represent "logic islands" that are connected using the routing channels and switchboxes there the switchbox connects to four routing channels to the action to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels the switchbox connects to four routing channels to the action of the switchbox connects to four routing channels to the switchbox connects to the switchbox connects to four routing channels to the switchbox connects to four routing channels to the switchbox connects to the switchbox connects




Figure 1.3:The two-dimensional structure of an FPGA showing an island style architecture. logic and memory resources in the slices are interconnected using routing channels and switchbox The input/output (I/O) blocks provide an extermaterfacee.g.,to a memorymicroprocessor, sensor, and/or actuaton some FPGAs, the I/O directly connects to the chipothes.FPGAs use the I/O to connect the programmable logic fabric to on-chip resources (e.g., a microprocessor bus or cache).

and west direction. he exact programming of the switches in the routing channels and switch-boxes determines how the inputs and outputs of the programmable logic blocks an head on number of channels, the connectivity of the switchboxes, the structure of the slice, and other logic and circuit level FPGA architectural techniques are very well studied; we refer the interested reade to the following books and surveys on this topic for more information, [30]. Generally, is not necessary to understand all of the nitty-gritty details of the FPGA architecture in order to successfully use the HLS tools, rather it is more important to have a general understanding of the various FPGA resources and how the HLS optimizations effect the resource usage.

Figure 1.3 provides an even more abstract depictioanofPGA programmable logic and interconnectThis provides a larger view of the 2D dimensional layout of the programmable logic (e.g.,slices),routing channeland switchboxesThe FPGA programmable logic uses I/O blocks to communicate with an externdælvice. This may be a microcontroller (e.gn, on-chip ARM processor using an AXI interface)emory (e.gan on-chip cache or an off-chip DRAM memory controller),a sensor (e.g.an antenna through an A/D interface)r a actuator (e.g.a motor through an D/A interface)More recentlyFPGAs have integrated custom on-chip I/O handlers, e.g., memory controllers, transceivers, or analog-to-digital (and vice versa) controllers directly into




Figure 1.4:Modern FPGAs are becoming more heterogenous with a <code>mirogf</code> ammable logic elements and "hardened" architectural elements like register files, custom datapaths, and high sp interconnectThe FPGA is often paired with one or more microprocessors, e.g., ARM or x86 cores, that coordinates the control of the system.

the fabric in order to increase performance.

As the number oftransistors on the FPGA has continued to increateGA architectures have begun to incorporate more and more "hard" resotnessare custom resources designed specifically to perform a taskor examplemany applications make heavy usedufition and multiplication operationEhus, the FPGA fabric added custom resources targeted at these operations. An example of this is the DSP48 custom datapathmich efficiently implement a series of arithmetic operations including multiplicationdition, multiply-accumulatend word level logical operationThese DSP48 blocks have some programmability, but are not as flexible as the programmable logitet, implementing a multiply or MAC operation on these DSP48s is much more efficient than performing the same operation on the programmable to thousands of these DSP48 distributed throughout the logic fabric as shown in Figure 1.4.

Compare the performance of a multiply accumulate operation using the programmable logic versus the DSP48What is the maximum frequency that one can obtain in both cases? How does the FPGA resource usage change?

A block RAM (BRAM) is another example of a hardened resoulteAMs are configurable random access memory modules that support different memory layouts alfidiretearfaptes. they can be changed to have byte, half-word, word, and double word transfers and connected to a variety of different interfaces including local on-chip buses (for talking to the programmable fabric and processor buses (to communicate with on-chip processor), these are used to transfer data between on-chip resources (the FPGA fabric and microprocessor) and store large data

	External		
Memory		BRAM	FFs
count	1-4	thousands	millions
size	size GBytes		Bits
total size GBytes		MBytes	100s of KBytes
width 8-64		1-16	1
total bandwidth	GBytes/sec	TBytes/sec	100s of TBytes/se

Figure 1.5: A comparison of three different on- and off-chip memory storage optionternal memory provides the most density but has limited total bankfooding. on-chip there are two options: FFs and BRAMs. FFs have the best total bandwidth but only a limited amount of total data storage capabilish. AMs provide an intermediate value between external memory and FFs.

sets on chip.We could choose to store the data set in the slices (using the FFs) but this would incur overheads in performance and resource usage.

A typical BRAM has around 32 Kbit of memory storage which can be configured as 32K x 1 bit, 16K x 2 bits, 8K x 4 bits, etchey can be cascaded together to create larger methoriels configuration is done by the Vivado tools; this is a major advantage of the designer does not need to worry about these low levels ils. The BRAMs are typically co-located next to the DSP48For HLS, it may be beneficial to think of the BRAMs as configurable register files. These BRAMs can directly feed the custom datapaths (DSP48s), talk to on-chip microprocessors, and transfer data to custom datapaths implemented on the programmable logic.

Implement a design that stores a large (ethnous and item) array in BRAMs and programmable logithow does the performance change? What about the resource usage?

Figure 1.5 provides a comparison between different on-chip and off-chip memory resources. There are millions of FFs on-chip and these provide hundreds of Kbytes of bit leventerage. can be read to and written to on every cycle and thus provide a tremendous amotortable bandwidth Unfortunately, they do not provide the most efficient storage BRAMs by covide a bit more storage density at the cost of limited tretted width. Only one or two entries of the BRAMs can be accessed during every cycle which is the major limiting factor for the bandwidth. Going even further in this directions can use very high density off-chip externed borybut the bandwidth is even further reducted. decision about where to place your application's data is crucial and one that we will consider extensively throughout the bandwike add HLS tool has many options that allow the designer to specify exactly where and how to store data.

As on-chip transistors have become more plewwifthave the ability to consider integrating even more complex hardened resourceship microprocessors are a prime example thigh is. end modern FPGAs can include four or more on-chip microprocessor (Magacres). While only the largest FPGAs include four microprocessors, it is very common to see one microprocessor included in even the smaller FPGA devides provides the ability to run an operating system (e.g., Linux) and quickly leverage off its facilities, e.g., to communicate with devices through drivers, run larger software packages like OpenCV, and use more common high level programming languages like Python to get the system up and running quinckly icroprocessor is often the controller for the system. or chestrates data movement between off-chip meseosies, and actuators to on-chip resources like the BRANDsthe microprocessor can coordinate between the custom IP cores developed with the HLS tools, third party IP cores, and the board level resources.




Figure 1.6:A block diagram showing a hypothetical bedded FPGA desigronsisting of/O interface cores (shown in blue), standard cores (shown in green), and application specific accelerator cores (shown in purplet) that accelerator cores might have streaming interfaces (Accelerator 2), memory-mapped interfaces (Accelerator 3), or both (Accelerator 1).

1.3 FPGA Design Process

Given the complexity and size of modern FPGA devices, designers have looked to impose a higherlevel structure on building designs are often composed of components or IP cores, structured something like Figure 1. At the periphery of the design close to the I/O pins, is a relatively small mount of logic that implements timing-critital functions or protocolssuch as a memory controller blowideo interface core or analog-to-digitalverter. This logic, which we will refer to as an I/O interface coris, typically implemented as structural RTL, often with additional timing constraints that describe the timing relationships between signals and the variability of these signalsese constraints must also take into account interference of signals propagating through traces in a circuit board and connectors outside for GA. In order to implement high speed interfacese cores typically make use of dedicated logic in the FPGA architecture that is close to the I/O pins for serializing and deserializing elabaring and distributing clock signals, and delaying signals with picosecond accuracy in order to repeatable capture data in a registene implementation of I/O interface cores is often highly customized for a particular FPGA architecture and hence are typically provided by FPGA vendors as reference designs or off-the-shedfmponents of for the purposes of blis book, we can ignore the detailed implementation of these blocks.

Away from I/O pins, FPGA designs often contain *standard cores*, such as processor cores, on-chip memories; and interconnect switche ther standard cores include genefixed-function processing components; has filters; FTs, and codecs Although instances of these cores are often parameterized and assembled in a wide variety of ways in a different to typically the differentiating element in a customers to the represent commodity, horizontal technology that can be leveraged in designs in many different application results. They are often provided by an FPGA vendor or component provider and only rarely implemented by a system design bulk interface I/O cores, standard cores are primarily synchronous circuits that require few constraints other than basic timing constraints specifying the clocks period.

result, such cores are typically portable between FPGA families ugh their circuit structure may still be highly optimized.

Lastly, FPGA designs typically contain customizepoplication-specific accelerator cokes. with standard cores, accelerator cores are primarily synchronous circuits that can be characterized by a clock period timing constraint contrast however, they are almost inevitably constructed for a specific application by a system design beese are often the "secret sauce" and used to differentiate your system from otherseally a designer can quickly and easily generate high-performance custom cores, perform a design space exploration about feasible designs, and integrations their systems in a short time frame book will focus on the development of custom cores using HLS in a fast, efficient and high performance manner.

When integrating a design as in Figure 1.6, there are two common design methodologies. methodology is to treat HLS-generated accelerator cores just like any other exerciting the appropriate accelerator cores using the cores are composed together (for instance, tool such as VivadolP Integrator) along with I/O interface cores and standard cores to form a complete design his core-based design methodology is similar to the way that FPGA designs are developed without the uselogs. A newer methodology focuses on standard design templates or platforms, which combine a stable perified composition of andard cores and I/O interface cores targeting a particular boardhis platform-based design methodology enables a high-level programmer to quickly integrate different algorithms or roles within the interfaces provided by a single platform or shell t can also make it easier to port an accelerator from one platform to another as long as the shells support the same standardized interfaces.

1.4 Design Optimization

1.4.1 Performance Characterization

Before we can talk about optimizing a design, we need to discuss the key criterion that are used to characterize a design computation time is a particularly important metric for design quality. When describing synchronous circuits, one often will use the number of clock cycles as a measure of performance. However, this is not appropriate when comparing designs that have different clock rates which is typically the case in HLS or example the clock frequency is specified as an input constraint to the VivadHLS, and it is feasible to generate different architectures for the same exact code by simply changing the target clock frequency is most appropriate to use second which allows an apples-to-apples comparison between any HLS architecture. Vivado HLS tool reports the number of ycles and the clock frequency less can be used to calculate the exact amount of time that some piece of code requires to compute.

It is possible to optimize the design by changing the clock frequency wikely tool takes as input a target clock frequency changing this frequency target wikely result in the tool generating different implementable results throughout the book. For example, Chapter 2.4 describes the constraints the are imposed on the clock period can increase the throughput by employing operation chaining.

We use the term task to mean a fundameattamic unit of behavior this corresponds to a function invocation in VivadelLS. The task latency is the time between when a task starts and when it finishes The task intervals the time between when one task starts and the next starts




Figure 1.7:The task interval and task latency for two different design is pipelined while the right one uses a more sequential implementation.

or the difference between the start timeswoof consecutive task All task input, output, and computation is bounded by the task later bout, the start of a task may not coincide with the reading of inputs and the end of a task may not coincide with writing of opapotics, larly if the task has state that is passed from one task to the Internation design solata rate is a key design goal, and depends on both the task interval and the size of the arguments to the function.

Figure 1.7 shows two different designsoone hypotheticapplication. The horizontabxis represents time (increasing to the right) and the vertical axis represents different functional units i the designInput operations are shaded red and output operations are shadedcoineage. operators are represented in dark blue and inactive operators are represented in **Eight** blue. incoming arrow represents the start of a task and each outgoing arrow represents the completion of a task. The diagram on the left represents four executions of an architecture that starts a new task every cycleThis corresponds to a 'fully-pipelinenth'plementationOn the right, there is task with a very different architectoreding a block of four pieces of input dartacessing it, and then producing a block 66 ur output samples after some timen architecture has the same latency and interval (13 cycles) and can only process one task This tierrevior is in contrast to the behavior of the pipelined design on the left, which has multiple tasks executing at any given instant of time pelining in HLS is very similar to the concept of instruction pipelines in a microprocessorHoweverinstead of using a simple 5-stage pipeline where the results of an operation are usually written back to the register file before being executed on again, the Vivado HLS tool constructs a circuit that is customized to run a particular program on a particular FPGA device. The tool optimizes the number of pipeline stages, the initiation interval (the time between successive data provided to the pipeline - similar to the task interestally, mber and types of functional nits and their interconnection based on a particular program and the device that is being targeted.

The Vivado HLS tool counts cycles by determining the maximum number of registers between any input and output of a takkus, it is possible for a design to have a task latency of zero cycles, corresponding to a combinational circuit which has no registers in any path from input to output. Another convention is to count the input and/or output as a register and then find the maximum registers on any path his would result in a larger number of cycles.use the Vivado HLS

convention throughout this book.

Note that many tools report the task interval as "through pix terminology is somewhat counterintuitive since a longer task interval almost inevitably results in fewer tasks being completed in a given time and thus lower data rates at the interferites ly, many tools use "latency" to describe a relationship between reading inputs and writing bufputs. tunately in designs with complex behavior and multiple interifaises ard to characterize tasks solely in terms of inputs and outputs, a task may require multiple reads or writes from a memory interface.

1.4.2 Area/Throughput Tradeoffs

In order to better discuss some tife challenges that one faces when using an HLS tleto's consider a simple yet common hardware function – the finite impulse response (FIRA) rfilter. FIR performs a convolution on an input sequence with a fixed set of coefficient quite general it can be used to perform different types of filter (high passdoil terassband pass, etc.). Perhaps the most simple example of an FIR is a moving average will talk more background on FIR in Chapter 2 and describe many specific optimizations that can be done using HLS. But in the meantime just consider its implementation at a high level.

The C code in Figure 1.8 provides a functional or task description for HLS; this can be directly used as input to the VivådldLS tool, which will analyze it and produce a functionally equivalent RTL circuit. This is a complex process, and we will not get into much detail about this now, but think of it as a compiler like gctet instead of outputting assembly ctable, HLS "compiler" creates an RTL hardware description both cases, it is not necessary to understand exactly how the compiler works This is exactly why we have the compiler in the first place – to automate the design process and allow the programmer/designer to work at a higher designation. Yet at the same time, someone that knows more about how the compiler works will often be able to write more efficient code is particularly important for writing HLS code since there are many options for synthesizing the design that are not typically obvious to one that only knows the "software" flow for example ideas like custom memory lay pittelining and different I/O interfaces are important for HLS, but not for a "software complies are the concepts that we focus on in this book.

A key question to understand 'sWhat circuit is generated from this code pending on your assumptions and the capabilities of a particular HLS tool, the answer can vailyewedely. are multiple ways that this could be synthesized by an HLS tool.

One possible circuit would execute the code sequentially, as would a simple RISC microprocesser Figure 1.9 shows assembly code for the Xilinx Microblaze processor which implements the C code in Figure 1.8 Although this code has been optimized, many instructions must still be executed to compute array index expressions and loop control operativeness sume that a new instruction can be issued each clock cyttlen this code will take approximately 49 clock cycles to compute one output sample of the filtwithout going into the details of how the code works, we can see that one important barrier to performance in this code is how many instructions can be executed in each clock cycle Many improvements in computer architecture are fundamentally attempts to execute more complex instructions that do more useful more often One characteristic of HLS is that architecturatradeoffs can be made without needing to fit in the constraints of an instruction set architecture is common in HLS designs to generate architectures that issue

```
#define NUM TAPS 4

void fir(int input, int *output, int taps[NUM TAPS])
{
    static int delay line[NUM TAPS] = {};

    int result = 0;
    for (int \( \delta \) NUM_TAPS - 1; i > 0; i - - ) {
        delay line[i] = delay line[i];
    }
    delay line[0] = input;

for (int \( \delta \) 0; i < NUM_TAPS; i++) {
        result += delay line[i] * taps[i];
    }

    *output = result;
}</pre>
```

Figure 1.8:Code for a four tap FIR filter.

hundreds or thousands of RISC-equivalent instructions per clock with pipelines that are hundreds of cycles deep.

By default, the Vivado HLS tool will generate an optimized ut largely sequential rchitecture. In a sequential rchitecture ops and branches are transformed into color that enables the registers, functional units, and the rest of the data operate ptually, this is similar to the execution of a RISC processor, except that the program to be executed is converted into a finite state machine in the generated RTL rather than being fetched from the program memory. sequential architecture tends to limit the number of functional units in a design with a focus on resource sharing over massive parallelisms such an implementation can be generated from most programs with minimal optimization or transformation, this makes it easy for users to get started with HLS. One disadvantage of a sequential architecture is that analyzing and understanding data rates is often difficult since the control logic can be completed from the program and task interval and task laten the control logic can be quite completed in the data being processed, resulting in performance that is data-dependent.

Howeverthe Vivado HLS tool can also generate higher performance pipelined and parallel architectures One important class described as function pipeli Action pipeline architecture is derived by considering the code within the function to be entirely part of a computationadata pathwith little contrologic. Loops and branches in the code are converted into unconditional constructs. a result, such architectures are relatively simple to characterize, analyzeand understand and are often used for simight, data rate designs where data is processed continuous function pipeline architectures are beneficial as components in a larger design since their simple behavior allows them to be resource shared like primitive functional units. disadvantage of a function pipeline architecture is that not all code can be effectively parallelized.

The Vivado HLS tool can be directed to generate function pipelineby placing the

```
fir:
.frame r1,0,r15 \# vars = 0, regs = 0, args = 0
.mask 0x00000000
addik r3,r0,delay line.1450
lwir4,r3,8 # Unrolled loop to shift the delay line
swir4,r3,12
lwir4,r3,4
swir4,r3,8
lwir4,r3,0
swir4,r3,4
swir5,r3,0 # Store the new input sample into the delay line
addik r5,r0,4# Initialize the loop counter
addk r8,r0,r0 # Initialize accumulator to zero
addk r4,r8,r0 # Initialize index expression to zero
$L2:
mulir3,r4,4 # Compute a byte offset into the delay line array
addik r9,r3,delay line.1450
lw r3,r3,r7 # Load filter tap
lwir9,r9,0 # Load value from delay line
mulr3,r3,r9 # Filter Multiply
addk r8,r8,r3 # Filter Accumulate
addik r5,r5,-1 # update the loop counter
bneid r5,$L2
addik r4,r4,1 # branch delay slot, update index expression
rtsd r15, 8
```

swir8,r6,0# branch delay slot, store the output

.end fir




Figure 1.9:RISC-style assembly generated from the C code in Figuretalr@etting the Xilinx Microblaze processor is generated using microblazeel-xilinx-linux-gnu-gcc -O1 -mno-xl-soft-mul -S fir.c




Figure 1.10A "one tap per clock" architecture for an FIR filter architecture can be implemented from the code in Figure 1.8.




Figure 1.11:A "one sample per clock" architecture for an FIR filtethis architecture can be implemented from the code in Figure 1.8 using function pipeline.

#pragma HLS pipeline directive in the bodyaofunction. This directive takes parameter that can be used to specify the initiation intervallthe the pipelinewhich is the same as a task interval or a function pipeline. Figure 1.10 shows one potential sign – a "one tap per clock" architecture posisting of a single multiplier and single adder to compute the filser. implementation has a task interval and a task latency of a This architecture can take a new sample to filter once every 4 cycles and while rate a new output 4 cycles after the input is consumed. The implementation in Figure 1.11 shows a "one sample per clock" architecture, consisting of 4 multipliers and 3 add this implementation has a task interval and a task latency of 1, which in this case means that the implementation accept a new input value every cycle. Other implementations are also possible as architectures with "two taps per clock" or "two samples per clockwhich might be more appropriate for a particular application. discuss more ways to optimize the FIR function in depth in Chapter 2.

In practice, complex designs often include complicated tradeoffs between sequential architecture and parallelarchitectures order to achieve the best overdesign. In Vivado^R HLS, these tradeoffs are largely controlled by the usterough various too ptions and code annotations, such as **#pragma** directive.

What would the task interval a "two taps per clock" architecture for a 4 tap filter be? What about for a "two samples per clock" architecture?

1.4.3 Restrictions on Processing Rate

As we have seen the task intervable a design can be changed by selecting different kinds of architectures from resulting in a corresponding increase in the processing Hoteeverit is important to realize that the task interval of any processing architecture is fundamentally limited in severalways. The most important limit arises from recurrences or feedback loops in a design. The other key limitation arises from resource limits.

A recurrence is any case where a computation by a component depends on a previous computation by the same component depends of a design, even in the presence of pipelining [56s 43] esult, analyzing recurrences in algorithms and generating hardware that is guaranteed to be correct is a key function of an HLS tool. Similarly, understanding algorithms and selecting those without tight recurrences is a important part of using HLS (and, in fact, parallel programming in general).

Recurrences can arrive in different coding constructs as static variables (Figure 1s&), quential loops (Figure 1.1R) currences can also appear in a sequential architecture and disappear when pipelining is applied (as in Figures 1.10 and lil. diff) er cases, recurrences can exist without limiting the throughput of sequential rehitecture but can become problematic when the design is pipelined.

Another key factor that can limit processing rate are resource lin@taetitoms of resource limitation is associated with the wires at the boundary obesign since a synchronous circuit can only capture or transmit one bit per wire per clock cayscleresult, if a function with the signature int32 t f(int32 t x); is implemented as a single block at 100 MHz with a task interval of 1, then the most data that it can process is 3.2 Gbita/setcher form of resource limitation arises from memories since most memories only support a limited number of accesses particlock cycle. another form of resource limitation comes from user constantiated limits the number of operators that can instantiated during synthesis, then this places a limit on the processing rate of the resulting design.

```
#include "block fir.h"
void block fir(int input[256], int output[256], int taps[NUM TAPS],
int delay line[NUM TAPS]) {
   int i, j;
   for (j = 0; j < 256; j++)  {
       int result = 0;
       for (i= NUM_TAPS -1; i> 0; i--) {
           #pragma HLS unroll
           delay line[i] = delay line[i];
       delay line[0] = input[j];
       for (i= 0; i < NUM_TAPS; i++) {
           #pragma HLS pipeline
           result += delay line[i] * taps[i];
       output[j] = result;
   }
}
```

Figure 1.12 Alternative code implementing an FIR filter.

1.4.4 Coding Style

Another key question you should ask yourselfsishis code the best way to capture the algorithm?". In many caseshe goals not only the highest quality of results, maintainable and modifiable codelthough this is somewhat a stylistic preference, coding style can sometimes limit the architectures that a HLS tool can generate from a particular piece of code.

For instancewhile a toomight be able to generate either architecture in Figure 1.11 or 1.10 from the code in Figure 1.8, additing additional directives as shown in Figure 1.12 would result in a specific architecture, this case the delay line is explicitly unrolled, and the multiply-accumulate **for** loop is stated to be implemented in a pipelined maliner would direct the HLS toolo produce an architecture that looks more like the pipelined one in Figure 1.11.

The chapter described how to build filters with a range of different processing rates, up to one sample per clock cycleowevermany designs may require processing data at a higher rate, perhaps several samples per clock byowlewould you code such a design? Implement a 4 samples per clock cycle FIR filter many resources does this architecture require (e.g., number of multipliers and adders)? Which do you think will use more FPGA rethounders: samples per clock or the 1 sample per clock cycle design?

We look further into the optimization **a**n FIR function in more detail Chapter 2. We discuss how to employ different optimizations (pipelinimoding,bitwidth optimizatione,tc.), and describe their effects on the performance and resource utilizable messfulting generated architectures.

1.5 Restructured Code

Writing highly optimized synthesizable HLS code is often not a straightforwall iproduces. a deep understanding the application at hand, he ability to change the code such that the Vivado HLS tool creates optimized hardware structures and utilizes the directives in an effective manner.

Throughout the rest of the book, we walk through the synthesis of a number of different application domains – including digital signal processing, sorting, compression, matrix operations, and video processingn order to get the most efficient architectitres, important to have a deep understanding of the algorithms enables optimizations that require rewriting the code rather than just adding synthesis directives – a processing that we call code restructuring.

Restructured code maps wirell hardwareand often represents the eccentricities of the tool chain, which requires deep understanding of micro-architecturs before in addition to the algorithmic functionality standard, off-the-shelf ode typically yields very poor quality restults that are orders of magnitude slower than CPU designs when using HLS directives such as pipelining, unrolling, and data partition in it is important to understand how to write code that the Vivad HLS will synthesize in an optimal manner.

Restructured code typically differs substantially from a software implementation – even one that is highly optimized. A number of studies suggest that restructuring code is an essential step to generate an efficient FPGA design 47615,14,39]. Thus, in order to get an efficient hardware design, the user must write restructured code with the underlying hardware architecture in mind. Writing restructured code requires significant hardware design expertise and domain specific knowledge.

Throughout the rest of this book, we go through a number of different applications, and show how to restructure the code for a more efficient hardware degenerated applications such as finite impulse response (FIR), discrete Fourier transform (DFT), fast Fourier transform (FFT), sparse matrix vector multiply (SpMV), matrix multiplication, sorting, and Huffman effections discuss the impact of restructured code on the final hardware generated from high-level synthesis And we propose a restructuring techniques based on best phaceticals.

- 1. Highlight the importance of restructuring code to obtain FPGA designs with good quality of result, i.e., a design that has high performance and low area usage;
- 2. Provide restructured code for common applications;
- 3. Discuss the impact of the restructuring on the underlying hardware; and
- 4. Perform the necessary HLS directives to achieve the best design

Throughout the bookwe use example applications to show how to move from a baseline implementation and restructure the code to provide more efficient hardwalkedesigne that the optimization process is best understood through example hapter performs a different set of optimization directives including pipelindagaflowarray partitioning op optimizations, nd bitwidth optimizationAdditionally, we provide insight on the skills and knowledge necessary to perform the code restructuring process.

1.6 Book Organization

We organized this book to teach by example chapter presents an application (or application domain) and walks through its implementation using different HLS optimum that it is presented by each

chapter focuses on a limited subsemptimization technique and the application complexity generally increases in the later chapters. start with a relatively simple to understand finite impulse response (FIR) filter in Chapter 2 and move on to implement complete video processing systems in Chapter 9.

There are of course benefits and drawbacks to this app**T**bæcbenefits are1) the reader can see how the optimizations are directly applicable to an application, 2) each application provide an exemplar of how to write HLS code, and 3) while simple to explain, toy examples can be hard to generalize and thus do not always make the best examples.

The drawbacks to the teach by example approach dremost applications requires some background to give the reader a better understanding of the computation being prediormed. understanding the computation often necessitates an extensive discussion on the mathematical background on the application example, implementing the best architecture for the fast Fourier transform (FFT) requires that the designer have deep understanding of the mathematical concepts behind a discrete Fourier transform (DFT) and FFT. Thus, some chapters, e.g., Chapter 4 (DFT) and Chapter 5 (FFT), start with a non-trivial amount of mathematical discussion. may be off-putting to a reader simply looking to understand the basics of HLS, but we believe that such a deep understanding is necessary to understand the code restructuring that is necessary to achieve the best design some times a concept could be better explained by a toy example that abstracts away some of the non-important application details.

The organization for each chapter follows the same general patterer begins by providing a background on the application(s) under consideration cases, this is straightforward, e.g., it is not too difficult to explain matrix multiplication (as in Chapter 7) while the DFT requires a substantial mount of discussion (Chapter 4) hen, we provide a baseline implementation – a functionally correct but unoptimized implementation of the application using Watter that, we perform a number of different optimizations of the chapters focus on a small number of optimizations (e.g., Chapter 3 emphasizes bitwidth optimizations) while others look at a broad range of optimizations (e.ghapter 2 on FIR filters). The key optimizations and design methods are typically introduced in-depth in one chapter and then used repeatedly in the subsequent chapters.

The book is made to be read sequential for example Chapter 2 introduces most the optimizations and the later chapters provide more depth on using these optimizations. plications generally get more complex throughout the blook evergach chapter is relatively self-contained Thus, a more advanced HLS user can read an individual terrification of the only cares to understand a particular application dom from example a reader interested in generating a hardware accelerated sorting engine can look at Chapter 10 without necessarily have to read all of the previous chapter sis is another benefit of our teach by example approach.

Table 1.1 provides an overview of the types of optimization and the chapters where they are covered in at least some leafedetail. Chapter 2 provides a gentle introduction the HLS design process. It overviews severadifferent optimization and shows how they can be used in the optimization of a FIR filter chapters go into much more detail on the benefits and usage of these optimizations.

The next set of chapters (Chapters 3 through 5) build digital signal processing blocks (CORDIC, DFT, and FFT). Each of these chapters generally focuses on one optimization optimization (Chapter 3) array optimizations (Chapter 4) task pipelining (Chapter 5) or example, Chapter 3 gives an in-depth discussion on how to perform bitwidth optimizations on the CORDIC application. Chapter 4 provides an introduction to array optimizations, in particular, how to perform array partitioning in order to increase the on-chip memory ballings with the performance optimizations in concert.

Table 1.1: A map describing the types **MLS** optimizations and the chapters that discuss the concepts beyond them.

Chapter	유 2	w CORDIC	P DFT	FFT	o SPMV	4 MatMul	∞ Histogram	o Video	5 Sorting	11 Huffman
Loop Unrolling	X		Х	Х	Х		Х		Х	
Loop Pipelining	X		Χ	Х	X		Х	X	Χ	X
Bitwidth Optimization	Х	Х								X
Function Inlining	Х									X
Hierarchy Array Optimizations Task Pipelining				Χ			Χ	Х	Χ	X
			Х	Χ	Х	Х	Χ	Х	Χ	X
				Х			Χ	Х	Χ	X
Testbench					Х	Х			Χ	X
Co-simulation Streaming					Х					
						Х		Х	Χ	
Interfacing								Х		

Chapter 5 describes the optimization sheef FFT, which itself is a major code restructuring of the DFT. Thus, the chapter gives a background on how the FFT works FFT is a staged algorithm, and thus highly amenable to task pipelining optimized FFT code requires a number of other optimizations including loop pipelining, unrolling, and array optimizations. of these chapters is paired with a project from the Appendishese projects lead the design and optimization of the blocks of the integration of these blocks into wireless communications systems.

Chapters 6 through 11 provide a discussion on the optimization of more applications. 6 describes how to use a testbench and how to perform RTL co-sinflutation describes array and loop optimizations these optimizations are common and thus are used in the optimization of many applications. Chapter 7 introduces the streaming optimization for data flow between tasks. Chapter 8 presents two applications (prefix sum and histogram) that are relatively simple, but requires carefudode restructuring in order to create the optimachitecture. Chapter 9 talks extensively about how to perform different types interfacing, e.g., with a video stream using different bus and memory interfaces the name implies, the video streaming requires the use of the stream primitive, and extensive usage of loop and array optionizations of goes through a couple of sorting algorithm bese require a large number of different optimizations and chapter creates a complex data compression architecture. large number of complex blocks that work on a more complex data structure (trees).

Chapter 2

Finite Impulse Response (FIR) Filters

2.1 Overview

Finite Impulse Response (FIR) filters are commonplace in digital signal processing (DSP) applications – they are perhaps the most widely used operation in this dimegiare well suited for hardware implementation since they can be implemented as a highly optimized Arkeytecture. property is that they are a linear transform on contiguous elements of a signal well to data structures (e.g., FOs or tap delay lines) that can be implemented efficiently in hardware. In general, streaming applications tend to map well to FPGAs, e.g., most of the examples that we present throughout the book have some sort of streaming behavior.

Two fundamental uses for a filter are signal restoration and signal separation is perhaps the more common use kneed one tries to isolate the input signal into different parts. Typically, we think of these as different frequency ranges, we may want perform a low pass filter in order remove high frequencies that are not of interventing wish to perform a band pass filter to determine the presence of a particular frequency in order to demodifiable it, isolating tones during frequency shift keying demodifiation. restoration relates to removing noise and other common distortion artifacts that may have been introduced into the signal, as data is being transmitted across the wireless chainselincludes smoothing the signald removing the DC component.

Digital FIR filters often deal with a discrete signal generated by sampling a continuous signal. The most familiar sampling is performed in time, i.e., the values from a signal are taken at discrete instances. These are most often sampled at regular intervals instancewe might sample the voltage across an antenna at a regular interval with an analog-to-digital tenvertiverly we might sample the current created by a photo-diode to determine the light terms titizely, samples may be taken in space: instancewe might sample the value of different locations in an image sensor consisting of array of photo-diodes to create a digital age. More in-depth descriptions of signals and sampling can be found in [41].

The format of the data in a sample changes depending upon the applightation mmunications often uses complex numbers (in-phase and quadrature or I/Q values) to represent a sample Later in this chapter we will describe how to design a complex FIR filter to handle such data. image processing we often think of a pixel as a sample can have multiple fields, e.g., red, green, and blue (RGB) color channeds may wish to filter each of these channels in a different way again depending upon the application.

The goal of this chapter is to provide a basic understanding of the process of taking an algorith and creating a good hardware design using high-lewethesis. The first step in this process

is always to have a deep understanding the algorithm itself. This allows us to make design optimizations like code restructuring much more besity section provides an understanding of the FIR filter theory and computation remainder of the chapter introduces various HLS optimizations on the FIR filter hese are meant to provide an overview of these optimizations. Each of them will described in more depth in subsequent chapters.

2.2 Background

The output signabf a filter given an impulse input signalts impulse response he impulse response of linear, time invariant filter contains the complete information about the filter. the name implies, the impulse response of an FIR filter (a restricted type of linear, time invariant filter) is finite, i.e., it is always zero far away from inputse response of an FIR filter, we can compute the output signal any input signal hrough the process of convolution his process combines samples of the impulse response (also called coefficients or taps) with samples the input signal compute samples of the output signal output of filter can be computed in other ways (for instance, in the frequency domain), but for the purposes of this chapter we will focus on computing in the time domain.

The convolution of an N-tap FIR filter with coefficients h[] with an input signal x[] is described by the general difference equation:

$$y[i] = \int_{j=0}^{N-1} h[j] \cdot x[i-j]$$
 (2.1)

Note that to compute a single value of the output of an N-tap filter requires N multiplies and N-1 additions.

Moving average filters are a simple formowipass FIR filter where althe coefficients are identical and sum to orient instance in the case of the three point moving filter, the coefficients are $h = [\frac{1}{3}, \frac{1}{3}, \frac{1}{3}]$. It is also called a box car filter due to the shape ofts convolution kernel. Alternatively you can think of moving average filter as taking the average vertably accent samples of the input signal averaging them together can see that this equivalence by substituting 1/N for h[j] in the convolution equation above and rearranging to arrive at the familiar equation for an average of N elements:

$$y[i] = \frac{1}{N} \int_{j=0}^{N-1} x[i-j]$$
 (2.2)

Each sample in the output signal can be computer by the above equation using N-1 additions and one finamultiplication by 1/N Even the finamultiplication can often be regrouped and merged with other operatio As. a result, moving average filters are simpler to compute than a general FIR filterSpecifically, when N=3 we perform this operation to calculate y[12]:

$$y[12] = \frac{1}{3} \cdot (x[12] + x[11] + x[10]) \tag{2.3}$$

This filter is *causal* meaning that the output is a function of no future values of the linip ut. possible and common to change **to** is example; othat the average is centered on the current sample; e., $y[12] = \frac{1}{3} \cdot (x[11] + x[12] + x[13])$ while fundamentally causality is an important property for system analysis; less important for a hardware implementation as a finite non-causal filter can be made causal with buffering and/or reindexing of the data.

Moving average filters can be used to smooth out a signal, for example to remove random (morning frequency) noises the number of taps N gets larger average over a larger number of samplesand we correspondingly must perform more computations moving average filter, larger values of N correspond to reducing the bandwidth of the output signate, it is acting like a low pass filter (though not a very optione). Intuitively, this should make senses we average over larger and larger number of samplese eliminating higher frequency variations in the input signathat is, "smoothing" is equivalent to reducing higher frequency ing average filter is optimar reducing white noise while keeping the sharpest step respontse, creates the lowest noise for a given edge sharpness.

Note that in generaliter coefficients can be crafted to create many different kinds of filters: low passhigh passband passetc.. In generala larger value of number tarips provides more degrees of freedom when designing a filter, generally resulting in filters with better characteristics. There is substantial mount of iterature devoted to generating filter coefficients with particular characteristics for a given application when implementing a filter actual values of these coefficients are largely irrelevant and we can ignore how the coefficients themselves were arrived at. However, as we saw with the moving average filter, the structure of the filter, or the particular coefficients can have a large impact on the number of operations that need to be for formed. instance, symmetric filters have multiple taps with exactly the same value which can be grouped to reduce the number of multiplication that cases, it is possible to convert the multiplication by a known constant filter coefficient into shift and add operations (324) ase, the values of the coefficients can drastically change the performance and area of the filter implementation [52]. we will ignore that for the time beingod focus on generating architectures that have constant coefficients, but do not take advantage of the values of the constants.

2.3 Base FIR Architecture

Consider the code for an 11 tap FIR filter in Figure 2The function takes two arguments, input sample x, and the output sample is function must be called multiple times to compute an entire output signal, since each time that we execute the function we provide one input sample and receive one output sample is code is convenient for modeling a streaming architecture, since we can call it as many times as needed as more data becomes available.

The coefficients for the filter are stored in the c[] array declared inside of the **Tibreste** on. are statically defined constantiste that the coefficients are symmetric, they are mirrored around the center value c[5] = 500 ny FIR filter have this type of symmetry could take advantage of it in order to reduce the amount of storage that is required for the c[] array.

The code uses **typedef** for the different variables. This is not necessaity is convenient for changing the types of datas we discuss latebit width optimization – specifically setting the number of integer and fraction bits for each variable – can provide significant benefits in terms of performance and area.

Rewrite the code so that it takes advantage of the symmetry found in the **Thaff**icients. is, change cond that it has six elements (cthrough c[5]). What changes are necessary in the rest of the code? How does this effect the number of resources? How does it change the performance?

The code is written as a streaming functiture ceives one sample at a timed therefore it must store the previous samplesince this is an 11 tap filter must keep the previous 10

```
#define N 11
#include "ap int.h"
typedef int coef t;
typedef int data t;
typedef int acc t;
void fir(data t *y, data t x) {
    coef t c[N] = {
       53, 0, -91, 0, 313, 500, 313, 0, -91, 0, 53
    };
   static
    data t shift reg[N];
    acc t acc;
    int i;
    acc = 0;
    Shift Accum Loop:
   for (i = N - 1; i > = 0; i - -) {
       if (i == 0) {
           acc += x * c[0];
           shift reg[0] = x;
       } else {
           shift reg[i] = shift reg[i];
           acc += shift reg[i] * c[i];
    }
    *y = acc;
}
```

Figure 2.1A functionally correct, but highly unoptimized, implementation of an 11 tap FIR filter.

samples. This is the purpose of the shift regritary. This array is declared **static** since the data must be persistent across multiple calls to the function.

The **for** loop is doing two fundamental tasks in each ite Faits on the multiply and accumulate operation on the input samples (the current input sample x and the previous input samples stored in shift reg[[] ach iteration of the loop performs a multiplication of the constants with one of the sample and stores the running sum in the variable action loop is also shifting values through shift arway; how works as a FIFOIt stores the input sample x into shift array[0], and moves the previous elements "up" through the shift array:

```
shift array[10] = shift array[9]
shift array[9] = shift array[8]
shift array[8] = shift array[7]
...
shift array[2] = shift array[1]
shift array[1] = shift array[0]
shift array[0] = x
```

The label Shift Accum Loop: is not necessary ever it can be useful for debugging. Vivado HLS tool adds these labels into the views of the code.

After the for loop completes, the acc variable has the complete result of the convolution of the input samples with the FIR coefficient affilesy. final result is written into the function argument y which acts as the output port from this fir function completes the streaming process for computing one output value of an FIR.

This function does not provide an efficient implementation of alFiR faltgely sequential, and employs a significant amount of unnecessary togitroThe following sections describe a number of different optimizations that improve its performance.

2.4 Calculating Performance

Before we get into the optimizationis is necessary to define precise metrion the performance of design, it is important to carefully state the metric or instance, there are many different ways sufecifying how "fast" your design run or example, ou could say that it operates at X bits/second. Or that it can perform Y operations/sec. Other common performance metrics specifically for FIR filters talk about the number of filter operations/second. Yet another metric is multiply accumulate operations of these are related to one another, in some manner, but when comparing different implementations it is important to compare apples to appless. example, directly comparing one design using bits/second to another using filter operations/second can be misleafully; understanding the relative benefits of designs requires that we compare them using the same repair that is may require additional information, e.g., going from filter operations/second to bits/second requires information about the size of the input and output data.

All of the aforementioned metrics use settigtistevel synthesis tools talk about the designs in terms of number of cycles, and the frequency of the effort quency is inversely proportional to the time it takes to complete one clock cytisting them both gives us the amounting in seconds to perform some operation number of cycles and the clock frequency are both

important:a design that takes one cycles with a very low frequency is not necessary better than another design that takes 10 clock cycles but operates at a much higher frequency.

The clock frequency is a complicated function that the Villadtool attempts to optimize alongside the number of ycles. Note that it is possible to specify a target frequency to the Vivado HLS tool. This is done using the create clock tcl commandexample, the command create clock —period 5 directs the tootarget a clock period of ns and equivalently a clock frequency of 200 MHzNote that this is only a target clock frequency only and primarily affects how much operation chaining is performed by the Afterdigenerating RTL, the VivadoHLS tool provides an initial iming estimate relative to this clock target weversome uncertainty in the performance of the circuit remains which is only resolved once the design is fully place and routed.

While achieving higher frequencies are often critical for reaching higher performance, increasing the target clock frequency is not necessarily optimal in terms of an overwheaverstreepinencies give more leeway for the tool to combine multiple dependent operations in a single cycle, a process called *operation chaining* his can sometimes allow higher performance by enabling improved logic synthesis optimizations and increasing the amount of code that can fit imapdowice. operation chaining can also improve (i.e., lower) the initiation interval of pipelines with recurrences in general providing a constrained, but not over constrained target clock latency is a good option. Something in the range of 5-10 ns is typically a good starting Option optimize your design, you can vary the clock period and observe the Weswitts describe operation chaining in more detail in the next section.

Because Vivado HLS deals with clock frequency estimattedpes include some margin to account for the fact that there is some error in the estirhetgoal of this margin is to ensure enough timing slack in the design that the generated RTL can be successfully placed and routed. This margin can be directly controlled using the set clock uncertainty TCL controlled this command only affects the HLS generated RTL and is different from the conceptook uncertainty in RTL-leveliming constraintsTiming constraints generated by VivadoLS for the RTL implementation flow are solely based on the target clock period.

It is also necessary to put the task that you are performing in context with the performance metric that you are calculating our example ach execution of the fir function results in one output sample ut we are performing N=11 multiply accumulate operations for each execution of fir. Therefore, if your metric of interest is MACs/second, you should calculate the task latency for fir in terms of seconds, and then divide this by 11 to get the time that it takes to perform the equivalent of one MAC operation.

Calculating performance becomes even more complicated as we perform pipelining and other optimizations this case, it is important to understand the difference between task interval and task latencylt is a good time to refresh your understanding of these two metrics of performance. This was discussed in Chapter 1. And we will continue to discuss how different optimizations effect different performance metrics.

2.5 Operation Chaining

Operation chaining is an important optimization that the VivadroLS performs in order to optimize the finadesign. It is not something that a designer has much continuer, but it is important that the designer understands how this works especially with respect to performance. Consider the multiply accumulate operation that is done in a FIR filterstample that the add operation takes 2 ns to complete, and a multiply operation takes 3 entsthe clock period to 1




Figure 2.2:The performance of multiply accumulate operation changes depending upon the target clock period. Assume the multiply operation takes 3 ns and add operation takes Parts.) has a clock period of 1 ns nd one MAC operation takes 5 cycles us the performance is 200 million MACs/sec. Part b) has a clock period of ns, and the MAC takes 3 cycles resulting in approximately 167 million MACs/sec art c) has a clock period of ns. By using operation chaining, a MAC operation takes 1 cycle for a clock period of 200 million MACs/sec.

ns (or equivalently a clock frequency of 1 GHz), then it would take 5 cycles for the MAC operation to complete. This is depicted in Figure 2.2 a) The multiply operation is executed over 3 cycles, and the add operation is executed across 2 Thyeless time for the MAC operation is 5 cycles \times 1 ns per cycle = 5 ns hus we can perform 1/5 ns = 200 million MACs/second.

If we increase the clock period to 2ths, multiply operation now spans over two canades, the add operation must wait untitle 3 to startIt can complete in one cyclehus the MAC operation requires 3 cycles, so 6 ns total to conhibite tellows us to perform approximately 167 million MACs/second. This result is lower than the previous result with a clock period the This can be explained by the "dead time" in cycle 2 where no operation is being performed.

However, it is not always true that increasing the clock period results in worse premformance. example, if we set the clock period to 5 ns, we can perform both the multiply and add operation in the same cycle using operation chaining is shown in Figure 2.2 Thus the MAC operation takes 1 cycle where each cycle is 5sosye can perform 200 million MACs/secondis is the same performance as Figure 2.2 a) where the clock period is faster (1 ns).

So far we have performed chaining of only two operations in onle isyphessible to chain multiple operations in one cyEhr. example, if the clock period is 10 ns, we could perform 5 add operations in a sequential manOerwe could do two sequential MAC operations.

It should start to become apparent that the clock period plays an important role in how the Vivado HLS tool optimizes the design becomes even more complicated with all of the other optimizations that the Vivado HLS tool performs. It is not that important to fully understand the entire process of HLS tool. This is especially true since the top look constantly being improved with each new releasever, it is important to have a good idea about how the tool may work This will allow you to better comprehend the results, and even allow you to write more optimized code.

Although the Vivado HLS can generate different different hardware for different target clock

```
Shift Accum Loop:
for (i= N - 1; i> 0; i--) {
    shift reg[i] = shift reg[i];
    acc += shift reg[i] * c[i];
}
acc += x * c[0];
shift reg[0] = x;
```

Figure 2.3 Removing the conditional statement from the **for** loop creates a more efficient hardware implementation.

periods, overall performance optimization and determining the optimization by the period still requires some creativity on the part of the Exsethe most part, we advocate sticking within a small subset of clock period by the period to 10 ns and focus on understanding how other optimizations pipelining and be used to create different architecturations 100 MHz clock frequency is relatively easy to achieve it is provides a good first order result is certainly possible to create designs that run at a faster clock rate 200 MHz and faster designs are possible but often require more careful balance between clock frequency targets and other optimization for the performance in the performance of the performance in the performance of the performance in the performance of th

Vary the clock period for the base FIR architecture (Figure 2.1) from 10 ns to 1 ns in increments of 1 ns hich clock period provides the best performance? Which gives the best area? Why do you think this is the case? Do you see any trends?

2.6 Code Hoisting

The **if/else** statement inside of the **for** loop is in **E**thickety control structure in the code, the Vivado HLS tool creates logical hardware that checks if the condition is met, which is executed in every iteration of the look thermore, this condition structure limits the execution of the statements in either the **if** else brancheth ese statements can only be executed after the **if** condition statement is resolved.

The **if** statement checks when x == 0, which happens only on the last **literations**, the statements within the **if** branch can be "hoisted" dubted bop. That is we can execute these statements after the loop enacted then remove the **if/else** conflow in the loop Finally, we must change the loop bounds from executing the "0th" **iTe** in the loop is shown in Figure 2.3. This shows just the changes that are required to the **for** loop.

The end results is a much more compact implementation that is ripe for further loop optimizations, e.g., unrolling and pipelini**W**g. discuss those optimizations later.

Compare the implementations before and after the remidvalif/else condition done through loop hoisting/hat is the difference in performance? How do the number of resources

```
TDL:
for (i= N - 1; i> 0; i--) {
    shift reg[i] = shift reg[i];
}
shift reg[0] = x;

acc = 0;
MAC:
for (i= N - 1; i>= 0; i--) {
    acc += shift reg[i] * c[i];
}
```

Figure 2.4:A code snippet corresponding to splitting the **for** loop into two separate loops.

change?

2.7 Loop Fission

We are doing two fundamental operations within the **fibre**loost part shifts the data through the shift reg arra). The second part performs the multiply and accumulate operations in order to calculate the output sampleop fission takes these two operations and implements each of them in their own loop. While it may not intuitively seem like a good idetaallows us to perform optimizations separately on each loop is can be advantageous especially in cases when the resulting optimizations on the split loops are different.

The code in Figure 2.4 shows the result of manual loop fission optin**Tibeticand**e snippet splits the loop from Figure 2.3 into two loopste the labellames for the two loopste first is TDL and the second is MACTapped delay line (TDL) is a common DSP term for the FIFO operation; MAC is short-hand for "multiply accumulate".

Compare the implementations before and after loop fiss what is the difference in performance? How do the number of resources change?

Loop fission alone often does not provide a more efficient hardware implerhemtation. it allows each of the loops to be optimized independently, which could lead to better results than optimizing the singleriginal for loop. The reverse is also true reging two (or more) for loops into one for loop may yield the best results is highly dependent upon the application, which is true for most optimizations general, there is not a single 'rule of thumb' for how to optimize your code. There are many tricks of the trade, and your mileage may have yit is important to have many tricks at your disposal nd even betterhave a deep understanding to the optimizations world then will you be able to create the best hardware implementation. us continue to learn some additional tricks...

```
TDL:
for (i= N - 1; i> 1; i= i - 2) {
    shift reg[i] = shift reg[i];
    shift reg[+ 1] = shift reg[+ 2];
}
if (i== 1) {
    shift reg[1] = shift reg[0];
}
shift reg[0] = x;
```

Figure 2.5:Manually unrolling the TDL loop in the fir11 function.

2.8 Loop Unrolling

By default, the Vivado HLS tool synthesizes **for** loops in a sequential maintenance tool creates a data path that implements one execution of the statements in the body of the locate path executes sequentially for each iteration of the locates an area efficient architecture; however, it limits the ability to exploit parallelism that may be present across loop iterations.

Loop unrolling replicates the bodythe loop by some number to mes (called the factor). And it reduces the number of iterations of the loop by the same thetbest case, when none of the statements in the loop depend upon arthed that generated in the previous iterations, this can substantially increase the available parallelism, and thus enables an architecture that runs much faster.

The first **for** loop (with the label TDL) in Figure 2.4 shifts the values up through the shift reg array. The loop iterates from largest value (N-1) to the smallest value \mathbb{B} y unrolling this loop, we can create a data path that executes a number of these shift operations in parallel.

Figure 2.5 shows the result of unrolling the loop by a factor of two code replicates the loop body twice Each iteration of the loop now performs two shift operacions spondingly, we must perform half of the number of iterations.

Note that there is an additional **if** condition after the **for** books prequired in the case when the loop does not have an even number of iterations.case, we must perform the last "half" iteration by itself he code in the **if** statement performs this last "half" iteration, i.e., moving the data from shift reg[0] into shift reg[1].

Also note the effect of the loop unrolling on the **for** loop head the decrement operation changes from i-- to i=i-12h is is due to the fact that we are doing two times the "work" in each iteration, thus we should decrement by 2 instead of 1.

Finally, the condition for terminating the **for** loop changes from ii > 1. This is related to the fact that we should make sure that the "last" iteration can fully complete without causing an error. If the last iteration of the **for** loop executes when the second statement would try to read from shift reg[-R] ther than perform this illegal operation, do the final shift in the **if** statement after the **for** loop.

Write the code corresponding to manually unrolling this TDL **for** loop by a factor of three. How does this change the loop body? What changes are necessary to the loop header? Is the additional code in the **if** statement after the **for** loop still necessary? If so, how is it different?

Loop unrolling can increase the overall performance provided that we have the ability to execut some (or all) of the statements in parallelthe unrolled code; ach iteration requires that we read two values from the shift reg arrang; we write two values to the same arrangs, if we wish to execute both statements in parallemust be able to perform two read operations and two write operations from the shift reg array in the same cycle.

Assume that we store the shift reg array in one BRAM, and that BRAM has two read ports and one write portThus we can perform two read operations in one Bythe must sequentialize the write operations across two consecutive cycles.

There are ways to execute these two statements in offercextemple, we could store all of the values of the shift reg array in separate religist possible to read and write to each individual register on every cycliethis case, we can perform both of the statements in this unrolled for loop in one cyclerou can tell the VivadoHLS tool to put all of the values in the shift reg array into registers using the directive #pragma HLS array partition variable=shift reclivishisplete. an important optimization, thus we discuss the array partition directive in more detail later.

A user can tell the VivadbLS tool to automatically unroll the loop using the **unroll** directive. To automatically perform the unrolling done manually in Figura Should put the directive #pragma HLS unrolling to the body of the code, right after the **for** loop Whitebewe can always manually perform loop unrolling, it is much easier to allow the tool to dolft for us. makes the code easier to read; and it will result in fewer coding errors.

Unroll the TDL **for** loop automatically using the **unroll** diagramuseincrease the unroll factor, how does this change the number of resources (FFs, LUTs, BRAMs, DSP48s, etc.)? How does it effect the throughput hat happens when you use the **array partition** directive in conjunction with the **unroll**ective? What happens if you do not use the **unroll**ective?

Now, consider the second **for** loop (with the MAE) in Figure 2.4. This loop multiplies a value from the array c[] with a value from the array shift draw[dh iteration it accesses the ith value from both array and then it adds the result of that multiplication into the acc variable.

Each iteration of this loop performs one multiply and one add **Epehaitiena**tion performs one read operation from array_shift reg[] and arraye result of the multiplication of these two values is accumulated into the variable acc.

The load and multiplication operations are independent across shall iterations of the for loop. The addition operation depending on how it is implemented upon the values of the previous iteration wever, it is possible to unroll this loop and remove this dependency.

Figure 2.6 shows the code corresponding to unrolling the MAC **for** loop by a factbeof four. first **for** loop is the unrolled loop **for** loop header is modified in a similar manner to when we unrolled the TDL loopThe bound is changed to i > = 3 A d its decremented by a factor of 4 for each iteration of the unrolled loop.

While there was loop carried dependency in the origimal led **for**it is no longer present in the unrolled loop the loop carried dependency came due to the acc vasiable the result of the multiply accumulate is written to this variable ever iteration, and we read from this register in every iteration (to perform the running sitne) peates a read-after-write (RAW) dependency across iteration have that there is not a dependency on the acc variable in the unrolled **for** loop due to the way this is writter we are free to parallelize the four individual MAC operations in the unrolled **for** loop.

There is an additionalor loop after the unrolled for loops is necessary to perform any partial iteration sust like we required the if statement in the TDL, this performs any computations

```
acc = 0;
MAC:
for (i= N - 1; i>= 3; i-= 4) {
    acc += shift reg[i] * c[i] + shift red[i* c[i+ 1] +
    shift reg[i+ 2] * c[i+ 2] + shift reg[i+ 3] * c[i+ 3];
}
for (; i>= 0; i--) {
    acc += shift reg[i] * c[i];
}
```

Figure 2.6:Manually unrolling the MAC loop in the fir11 function by a factor of four.

on a potentialast iteration. This occurs when the number of iterations in the original led **for** loop is not an even multiple of 4.

Once again, we can tell the VivadeLS tool to automatically unroll the loop by a factor of 4 by inserting the code #pragma HLS tiactodr=4 into the MAC loop body.

By specifying the optional gument skip exit check in that directive, Vivado HLS tool will not add the final or loop to check for partited rations. This is usefuln the case when you know that the loop will never require these final ritial iterations. Or perhaps performing this last few iterations does not have an (major) effect on the exactly sus it can be skipped using this option, the Vivado HLS tool does not have to create that additional loop. Thus the resulting hardware is simpler, and more area efficient.

The **for** loop is completely unrolled when no factor argument is **specificel**quivalent to unrolling by the maximum numbertefations in this case a complete unrolling and unrolling by a factor of 11 is equivalent both cases, he loop body is replicated 11 times of the loop header is unnecessary; there is no need to keep a counter or check if the loop exit condition is me in order to perform a complete unrolling, the bounds of the loop must be statically determined, i.e the Vivado HLS tool must be able to know the number of iterations for the **for** loop at compile time.

Complete loop unrolling exposes a maximabunt of parallelism at the cost of eating an implementation that requires a significant amount of resourcest.ok to perform a complete loop unroll on "smaller" for loopet completely unrolling a loop with a large number of iterations (e.g., one that iterates a million times) is typically infersteen, the VivadoHLS tool will run for a very long time (and many times fail complete after hours of ithe resulting loop unrolling creates code that is very large.

If you design does not synthesize in under 15 minutes, hould carefully consider the effect of your optimizations it is certainly possible that large designs can take a significant amount for the VivadoHLS tool to synthesize ther at a beginning user, your designs should synthesize relatively quide they take a long time, that most likely means that you used some directives that significantly expanded the code, perhaps in a way that you did not intend.

Synthesize a number of designs by varying the fartholf for the MAC loopHow does the performance change? How does the unaber affect the number of resources? Compare these results with the trends that you found by unrolling the TDL.

2.9 Loop Pipelining

By default, the VivadoHLS tool synthesizes **for** loops in a sequential manexample, the **for** loop in Figure 2.1 will perform each iteration of the loop one after theatiseall of the statements in the second iteration happen only when all of the statements from the first iteration are completene same is true for the subsequent iterations.happens even in cases when it is possible to perform statements from the iterations in palmaldeher cases; is possible to start some of the statements in a later iteration before that statements in a former iteration are complete. This does not happen unless the designer specifically states that it shibisid. motivates the idea the pipelining which allows for multiple iterations the loop to execute concurrently.

Consider the MAC **for** loop from Figure 217his performs one multiply accumulate (MAC) operation per iteration his MAC **for** loop has four operations in the loop body:

- Read c[]Load the specified data from the C array.
- Read shift reg[Load the specified data from the shift reg array.
- *: Multiply the values from the arrays c[] and shift reg[].
- +: Accumulate this multiplied result into the acc variable.

A schedule corresponding to one iteration of the MAC **for** loop is shown in Figural 2.7 a). Read operations each require 2 cycles is due to the fact that the first cycle provides the address to the memory, and the data from the memory is delivered during the set cycle. two Read operations can be done in parallel since there are no dependencies between them. operation can begin in Cycle 2; assume that it takes three cycles to complete, i.e., it is finished is Cycle 4. The + operation is chained to start and complete during Cyloteen tire body of the MAC **for** loop takes 4 cycles to complete.

There are a number of performance metrics associated with a **Thor loop** *latency* is the number of cycles that it takes to perform one iteration of the loopedobete to complete for this MAC **for** loop is 4 cycles **for** *loop latency* is the number of cycles required to complete the entire execution of the loop is includes time to calculate the initialization statement (e.g., i = 0), the condition statement (e.g., i = 0), and the increment statement (e.g., i + ss.) ming that these three header statements can be done in parallelthe loop body execution the Vivado HLS tool reports the latency of this MAC **for** loop as 44 cycles. is the number of iterations (11) multiplied by the iteration latency (4 cycles) plus one additional cycle to determine that the loop should stop iteratin and then you subtract on Perhaps the only strange thing here is the "subtract 1 We will get to that in a second but first, there is one additional cycle that is required at the beginning of the next iteration checks if the condition statement is satisfied (it is not) and then exits the loop with the "subtract 1 Vivado HLS determines the latency as the cycle in which the output data is ready is case, the final data is ready during Cycle 43. This would be written into a register at the end of the loop by the state of the latency of the latency and correspondingly the




Figure 2.7:Part a) shows a schedule for the body of the MAC **foP**actop) shows the schedule for three iterations of a pipelined version of the MAC **for** loop.

beginning of Cycle 4Another way to think of this is that the latency is equal to the maximum number of registers between the input data and the output data.

Loop pipelining is an optimization that overlaps multiple iterations of a **for** good possible provides an example properly provides an example properly provided the MAC **for** loop he figure shows three iterations of the **for** which are executed simultaneous difference is equivalent the the non-pipelined version as depicted in Figure 2.77 and difference is the start times of the subsequent iterations. In the non-pipelined version, the second iteration begins after the first iteration is completed, i.e., in Cycle 5. However, the pipelined version can start the subsequent iteration before the previous iterations completed the figure, Iteration 2 starts at Cycle 2 and Iteration 3 starts at Cycle 3. The remaining iterations start every consecutive Tynds, the finaliteration, Iteration 11, would start at Cycle 11 and it would complete during Cydleus 4 the loop latency is 14.

The *loop initiation interv(II)* is another important performance metitics defined as the number of clock cycles until the next iteration of the loop caln startexample, the loop II is 1, which means that we start a new iteration of the loop every his diegraphically depicted in Figure 2.7 b). The II can be explicitly set using the directive for example the directive #pragma HLS pipeline II=2 informs the Vivarios tool to attempt to set the II=2Note that this may not always be possible due to resource constraints and/or dependencies The ecode. output reports will tell you exact what the Vivarios tool was able to achieve.

Explicitly set the loop initiation interval arting at 1 and increasing in increments of cycle. How does increasing the II effect the loop latency? What are the trends? At some point setting the II to a larger value does not make what is that value in this example? How do you describe that value for a general for loop?

Any **for** loop can be pipeliness let us now consider the TDL **for** look is **for** loop as a similar header to the MAC **for** look body of the loop performs an element by element shift of data through the array as described in Section here are two operations ne Read and one Write to the shift reg arraine iteration latency of this loop is 2 cycles Read operation takes two cycles and the Write operation is performed at the end of Cydle **2for** loop latency for this non-pipelined loop is 20 cycles.

We can pipeline this loop by inserting the directive #pragma HLS pipeline II=1 after the loop header. The result of the synthesis is a loop initiation interpred to 1 cycle. This means that we can start a loop iteration every cycle.

By modifying the example slightlye can demonstrate a scenario where the resource constraints do not allow the Vivado HLS tool to achieve an II=1. To do this, we explicitly set the type of memory for the shift reg ar By not specifying the resource leave it up to the Vivado HLS tool to decide. But we can specify the memory using a directive, the directive #pragma HLS resource variable=shift reg core=RAM 1P forces the Wisattool to use a single port RAM. When using this directive in conjunction with the loop pipelining objective, the Vivado HLS tool will fail to pipeline this loop with an II=IT his is due to the fact that a pipelined version of this code requires both a Read and Write operation in the satisfie isycle. not possible using a single port RAM. This is evident in Figure 2.6db ing at Cycle 2, we require a Write operation to the array shift reg in Iteration 1, and a Read operation to the same array in Iteration 2We can modify the directive to allow HLS more scheduling freedom by removing the explicit request for II=1, e.pragma HLS pipeline. this case, HLS will automatically increase the initiation interval until it can find a feasible schedule.




Figure 2.8:Part a) shows a schedule for two iterations of the body of the TDL **foP**d**c**o**p**) shows the schedule for three iterations of a pipelined version of the TDL **for** loop with II=1.

The RESOURCE directiveallows the user to force the Vivado HLS tool to map an operation to a hardwarecore. This can be done on arrays (as shown above)and also for variables. Considerthe code a = b + c;. We can use the RESOURCE directive #pragma HLS RESOURCE variable=a core=AddSub DSP tb&Allvado HLS tool that the add operation is implemented using a DSPASE are a wide variety of cores described in the Vivado HLS documentation [63] general it is advised to let the Vivado HLS decide the resource these are not satisfactory, then the designer can use directives.

2.10 Bitwidth Optimization

The C language provides many different data types to describe different kindslop behiavior. this point, we have focused on the **int** type, which ViMaStreats as a 32-bit signed integer. The C language also provides floating point data types, such as **float** and **double**, and integer data types, such as **chashortlong** and **long long** teger datatypes may be **unsigAled** these data types have a size which is a power of 2.

The actualnumber ofbits for these C data types may vary depending upon the processor architecture. For examplean **int** can be 16 bits on a micro controller and 32 bits on a general purpose processo. The C standard dictates minimum bit widths (e.g., int is at least 16 bits) and relations between the types (e.lpng is not smaller than an int which is not smaller than a **short**). The C99 language standard eliminated this ambiguity with types such as int8 t, int16 t, int32 t, and int64 t.

The primary benefits of using these different data types in software revolve around the amount of storage that the data type requires large arrays, using 8 bit values instead of 16 bit values can cut memory usage in half he drawback is that the range of values that you can represent is reduced An 8 bit signed value allows numbers in the range [-128/hile/the 16 bit signed data type has a range of [-32,7628767]Smaller operations may also require fewer clock cycles to execute, or may allow more instructions to be executed in parallel.

The same benefits are seen in an FPGA implementation, but they are even more pronounced. Since the VivadoHLS tool generates a custom data path, it will create an implementation matched to the specified data typesor example the statement a = b * c whileve different latency and resource usage depending upon the data types of the variables are 32 bits without more primitive boolean operations need to be performed than if the variables are only 8 kits wide. a result, more FPGA resources (or more complex resources) must be used tionally, more complex logic typically requires more pipelining in order to achieve the same frequency. bit multiplication might require 5 internæl gisters to meet the same frequency that an 8 bit multiplication can achieve with only one internal resistancesult, the latency of the operation will be larger (5 cycles instead of 1 cycle) and HLS must take this into account.

Create a simple design that implements the code a = Change the data type of the variables to **char**, **short**, **int**, **long**, and **long** or cycles does the multiply operation take in each case? How many resources are used for the different data types?

What primitive boolean operations are needed to implement the multiplical whit of numbers? How does this change when implementing multiplication of 32-bit numbers? Hint: How many primitive decimal operations are needed to implement multiplication of two 8 digit decimal numbers?

In many cases to implement optimized hardwide, necessary to process data where the bitwidth is not a power of two exampleanalog to digitation verters often output results in 10 bits, 12 bits, or 14 bits. We could map these to 16 bit values, this would likely reduce performance and increase resource usage ore accurately describe such values, Vivaldo provides arbitrary precision data typesion bitwidth.

There are two separate classes for unsigned and signed data types:

- Unsignedap uint<width>
- Signed:ap_int<width>

where the width variable is an integer between 1 and £024xampleap int<8> is an 8 bit signed value (same as **chard**) ap uint<32> is a 32 bit unsigned value (same as **unsigned int**). This provides more powerfuldata type since it can do any bitwidth, e.g., ap uint<4> or ap int<537>To use these data types you must use C++ and include the file ap.entadd the code #include "ap int.h" in your project and use a filename endiring in '.cpp'

What is the appropriate data type for the variable fir function (see Figure 2.1)?

We can also more accurately define the data types for the other variables in the fir function, e.g.,acc and shift regConsider the shift reg array firthis is storing the last 11 values of the input variable xSo we know that the shift reg values can safely have the same data type as x. By "safe",we mean that there wbe no loss in precisione., if shift reg had a data type with a smaller bitwidthhen some significant bits of x would need to be eliminated to fit them into a value in shift reffor example, if x was defined as 16 bits (ap uint<16>) and shift reg was defined as 12 bits (ap uint<12>), then we would cut off the 4 most significant bits of x when we stored it into shift reg.

Defining the appropriate data type for acc is a more difficult thanks variable stores the multiply and accumulated sum over the shift reg and the coefficient array c[] i.e., the output value of the filter we wish to be safe, then we calculate the largest possible value that could be stored in acc, and set the bitwidth as that.

¹1024 is the default maximum value, and this can be changed if need the Vivado HLS user manuals for more information on how to do this.

²Similar capabilities are also available in C using the file ap cint.h

To accomplish thiswe must understand how the bitwidth increases as we perform arithmetic operations Consider the operation a = b + c where ap uint<10> b and ap uint<100± is the data type for the variable a? We can perform a worst case analysish derse ume both a and b are the largest possible value=21024. Adding them together results in a = 2024 which can be represented as an 11 bit unsigned number uint<11>In general we will need one more bit than the largest bitwidth of the two number being allowed is, when ap uint<x> b and ap uint<y> the data type for a is ap uint<z> where $z = \max(x, y)$ his same is also true when adding signed integers.

That handles one part of the question for assigning the appropriate data typbutowec, must also deal with the multiply operationing the same terminology, we wish to determine the value the bitwidth z given the bitwidths x and y (i.e., ap int<z> a, ap int<x> b, ap int<y> c) for the operation a = b *While we will not go into the details, the formula is z = x + y.

Given these two formulas, determine the bitwidth of acc such that it is safe.

Ultimately we are storing acc into the variable y which is an output porthof function. Therefore, if the bitwidth of acc is larger than the bitwidth of c, the value in acc will be truncated to be stored into J.hus, is it even important to insure that the bitwidth of acc is large enough so that it can handle the full precision of the multiply and accumulate operations?

The answer to the question lies in the tolerance of the application digital signal processing applications, the data itself is noisy, meaning that the lower several bits may not have any significance addition, in signal processing applications, we often perform numerical approximations when processing data which can introduce additional hus, it may not be important that we insure that the acc variable has enough precision to return a completely precise result. On the other hand, it may be desirable to keep more bits in the accumulation and then round the final answer again to reduce the overall nding error in the computational that applications, such as scientific computing re dynamic range is often required to may lead to the use of floating point numbers instead of integer or fixed-point arithmometria is the correct answer? Ultimately it is up to the tolerance of the application designer.

2.11 Complex FIR Filter

To this point, we have solely looked at filtering realmbers. Many digitalwireless communication systems dealith complex numbers using in-phase (I) and quadrature (Q) components. Fortunately, it is possible to create a complex FIR filter using real FIR filter as we describe in the following.

To understand how to build a complex FIR filter from FeBalfilters consider Equation 2.4. Assume that (f_n, Q_n) is one sample of the input data that we wish to filterAnd one of the complex FIR filter coefficients is denoted f_n . There will be more than one input sample and complex coefficient, but let us not worry about that for now.

$$(I_{in} + jQ_{in})(I_{fir} + jQ_{fir}) = (I_{in}I_{fir} - Q_{in}Q_{fir}) + j(Q_{in}I_{fir} + I_{in}Q_{fir})$$
(2.4)

Equation 2.4 shows the multiplication the final complex number by one coefficient tends complex FIR filter. The right side of the equation shows that the resolution of the output of complex input filtered by a complex FIR filter $i \not = I_{in} Q_{in} Q_{in}$ and the imaginary output is




Figure 2.9:A complex FIR filter built from four rebil filters. The input I and Q samples are feed into four different real FIR filter filters hold the in-phase (FIR I) and quadrature (FIR Q) complex coefficients.

```
typedef int data t;
void firl1(data t *y, data t x);
void firQ1(data t *y, data t x);
void firl2(data t *y, data t x);
void firQ2(data t *y, data t x);

void complexFIR(data t lin, data t Qin, data t *lout, data t *Qout) {
    data t linIfir, QinQfir, QinIfir, linQfir;
    firl1(&linIfir, lin);
    firQ1(&QinQfir, Qin);
    firl2(&QinIfir, Qin);
    firQ2(&linQfir, lin);

    *lout = linIfir + QinQfir;
    *Qout = QinIfir - linQfir;
}
```

Figure 2.10:The Vivado HLS code to hierarchically implement a complex FIR filter using four real FIR filters.

 $Q_{in}I_{fir} + I_{in}Q_{fir}$. This implies that we can separate the complex FIR filter operation into four real filters as shown in Figure 2.9.

A complex FIR filter takes as input a complex number M and outputs a complex filtered value (b_{ut} , Q_{out}). Figure 2.9 provides a block diagram of this complex filter using folinkreal filters (FIR I1, FIR Q1, FIR I2, FIR Q2). The filters FIR I1 and FIR I2 are equivalent, i.e., they have the exact same coefficients Q1 and FIR Q2 are also equivalenthe output of each of these filters corresponds to a term from Equation are then added or subtracted to provide the final filtered complex output Q_{out}).

We used a hierarchicstructure to define this complex FIR filt\(\) ivado\(\) HLS implements hierarchy using function\(\) aking the previous real R function \(\) void fir (data t *y, data t x) we can create another function that encapsulates four versions of this fir function to create the complete FIR filter. This code is shown in Figure 2.10.

The code defines four functions firl1, firQ1, firl2, artafihQ2f. these functions has the exact same code, e.g., that of the fir function from Figurity plantally, we would not need to replicate the function we could simply cathe same function four times owever this is not possible in this case due to the **static** keyword used within the fir function for the shift reg.

The function calls act as interfaces Vivado HLS tool does not optimize across function boundaries. That is, each fir function synthesized independently treated more or less as a black box in the complex FIR function ucan use the inline directive of u want the Vivado HLS tool to co-optimize a particular function within its parent functions. will add the code from that function into the parent function and eliminate the hierarchical of the code increase the potential for benefits in performance and area, it also creates a large amount of code that the toolmust synthesize. hat may take a long time ven faito synthesizer may result in a non-optimal designiherefore, use the inline directive care Also, note that the Vivado

```
float mul(int x, int y) {
    return x * y;
}

float top function(float a, float b, float c, float d) {
    return mul(a, b) + mul(c, d) + mul(b, c) + mul(a, d);
}

float inlined top function(float a, float b, float c, float d) {
    return a * b + c * d + b * c + a * d;
}
```

Figure 2.11A simple and trivial example to demonstrate the inline directive function has four function calls to the function mtfl.we placed an inline directive on the function, the result is similar to what you see in the function inlined top function.

HLS tool may choose to inline functions on its owness are typically functions with a small amount of code.

The inline directive removes function boundaries, which may enable additional opportunities for the Vivado HLS tool at the cost of increasing the complexity of the synthesis problem, i.e., it will likely make the synthesis time longealso eliminates any overhead associated with performing the function calt. allows for different implementations while maintaining the structure of the code, and making it hierarchical and more readable.

The code in Figure 2.11 provides an example of how the inline directive fundation inlined top function is the result of using the inline directive or futher fundation.

The Vivado HLS tool will sometimes choose to inline functions automatically ample, it will very likely choose to inline the fundtion from Figure 2.11 since it is snyel. can force the tool to keep the function hierarchy by placing an inline directive in the function with the off argument.

The inline directive also has a recursive argument that inlines all functions called within the inlined function to also be inlined that is, it will recursively add the code into the parent functions from every child function carefully.

An inlined function will not have separate entries in the report since all of the logic will be associated with the parent function.

2.12 Conclusion

This chapter describes the specification and optimization of a FIR filter using the Wilsodo tool. The goalis to provide an overview of the HLS process. The first step in this process is understanding the basic concepts behind the computation of the FIRM is took not require a deep mathematical understanding, but certainly enough knowledge to write it in a manner that is synthesizable by the VivadloLS tool. This may require translating the code from a different language (e.gMATLAB, Java, C++, Python, etc.). Many times it requires rewriting to use

simpler data structures, e.g., one that is explicitly implemented in Amdritayften involves removing system calls and other code not supported by the HLS tool.

Creating an optimum architecture requires a basic understanding about how the HLS tool performs its synthesis and optimization process to RTL dods certainly not unnecessary to understand the exact HLS algorithms for schedinding, resource allocations. (and many times these are proprietary But having a general dea of the process does aid the designer in writing code that maps wello hardware. Throughout the chapter talked about some of the key features of the HLS synthesis process that are necessary to understand when performing various optimizations. is especially important to understand the way that the HLS tool reports performance, which we describe in Chapter 2.4.

Additionally, we presented some basic HLS optimizations (including loop and bitwidth optimizations). We highlighted their benefits and potential whacks using the FIR filter as an example These are common optimizations that can be applied across a wide range of applications. We provide more details about these optimizations in subsequent chapters as we walk through the implementation of other more complex applications.

Chapter 3

CORDIC

3.1 Overview

CORDIC (Coordinate Rotation DigitaComputer) is an efficient technique to calculate trigonometric, hyperbolic, and other mathematical funktions digit-by-digit algorithm that produces one output digit per iteration iterations us to tune the accuracy of the algorithm to the application requirements; additional iterations produce a more precise outpactures and iterations common design evaluation metric alongside performance and resour CORDIGE performs simple computations using only addition traction it shifting, and table lookups which are efficient to implement in FPGAs and more generally in hardware.

The CORDIC method was developed by Jack Volder in the 1950's as a digital solution to replace an analog resolver for real-time navigation on a B-58 boAnbesrolver measures degrees of rotatioAt that time hardware implementations of multiply operations were prohibitively expense and CPUs had very limited amountable. Thus the algorithm needed to have low complexity and use simple operationers the yearst has been used in math co-processors [24hear systems [34dar signaprocessing [4ffourier transforms [24hd many other digitalignal processing algorithms.is now commonly used in FPGA designs. Vivado HLS uses a CORDIC core for calculating trigonometric functions and it is a common element of modern FPGA IP core libraries.

The goal of this chapter is to demonstrate how to create an optimized CORDIC core using high-level synthesis we are gradually increasing the complexity of the types of hardware cores that we are developing as we progress through the book CORDIC method is an iterative algorithm; thus most ofthe computation is performed within a single for look code itselfs not all that complex. Howeverunderstanding the code such that we can create an optimal ware implementation requires deep insighted a good HLS designers must always understand the computation if they wish to create the optimal esign. Thus, we spend the early part of this chapter giving the mathematical and computational background of the CORDIC method.

The major HLS optimization that we wish to highlight in this chapter is choosing the correct number representation for the variables we discuss later in the chaptethe designer must carefully tradeoff between the accuracy of the results, the performance, and resource utilization of the designNumber representation is one big factor in this tradeoff – "larger" numbers (i.e., those with more bits) generally provide more precision at the cost of increased resource usage (more FF)




Figure 3.1: Using the CORDIC to calculate the functions $\sin \varphi$ and $\cos H\varphi$ re, the CORDIC starts at the x-axis with a corresponding GL le. It then performs four iterative positive/negative rotations in increasingly smaller rotation angle with the ultimate goal of reaching the target angle φ . Once we finish our rotations we are close to the target Hom legitle. The corresponding Hom and Hom values of the final vector which correspond to $\cos \varphi$ and $\sin \varphi$ (respectively) assuming the length of the vector is The key to the CORDIC is doing all of this in a computationally efficient manner.

and logic blocks) and reduced performa weeprovide a background on number representation and arbitrary data types in Chapter 3.5.5.

3.2 Background

The core idea behind the CORDIC is to efficiently perform a setvector rotations in a two-dimensional planey overlaying these rotations with some simple control decisions, we can perform a variety of fundamental operations, e.g., trigonometric, hyperbolic, and logarithmic functions, real and complex multiplication matrix decompositions and factorization RDIC has been used in a wide range of pplications including signatocessing, obotics, communication and many scientific computation RDIC is commonly used in FPGA design since it has a small resource usage.

In the following, we walk through the process of how a CORDIC performs the sine and cosine of a given an input angleTais is done using a series of vector rotations using only simple operations which are very efficient to implement in hardAtate high level, the algorithm works using a series of rotations with the goal of reaching the target input land they annovation that makes this efficient is that the rotations can be done in a manner that requires minimal computation. particular, we perform the rotations using multiplications by constant po to simply moving bits around in hardware which is extremely efficient as it does not require any sort of logic.

Figure 3.1 provides a high lewelerview of the CORDIC procedure for calculating $\cos \varphi$ and $\sin \varphi$. In this case,we start our initial rotating vector on the x-axise, at a 0° angle. Then,

we perform an iterative series \mathbf{rof} ations; in this example we only perform four rotationst, generally this is on the order of 40 rotations of the subsequent rotation uses an increasingly smaller angle, which means that every iteration adds a bit more precision to the output value. At each iteration, we decide between doing a positive or negative rotation by that smaller angle. The angle values that we rotate are fixed a priori; thus, we can easily store their values in a small memory and keep a running sum to cumulative angle that we have rotated so farthis cumulative angle is larger than our target angle \mathbf{rof} , we perform a negative rotation it is smaller, then the rotation is positivence we have completed a sufficient numbretations, we can determine the \mathbf{rof} and \mathbf{rof} by directly reading the \mathbf{rof} and \mathbf{rof} values from the final rotated vector. If our final vector has a magnitude of 1, then \mathbf{rof} and \mathbf{rof} are \mathbf{rof} and \mathbf{rof} and \mathbf{rof} and \mathbf{rof} and

We start with some terminologye goal is to refresh your memory about some basic trigonometric and vector conceptseel free to skim this if is familiar. But keep in mind that one of the most important aspects of creating an efficient hardware design is to truly understand the application only then can the designer effectively utilize the optimization directives and perform code refactoring which is required to get the most efficient designs.

The fundamental goal of the CORDIC algorithm is to perform a series of rotations in an efficient manner.Let us start by thinking about how to generally perform a rotation dimensions, the rotation matrix is:

$$R(\theta) = \frac{\cos \theta - \sin \theta}{\sin \theta \cos \theta}$$
 (3.1)

The CORDIC uses an iterative algorithm that rotates a vector v to some targety which depends on the function that the CORDIC is performing rotation is a matrix vector multiplications in the form of $\not\models R_i \cdot v_{i-1}$. Thus in each iteration of the CORDIC we perform the following operations to perform one rotation which is the matrix vector multiply:

$$\cos \theta - \sin \theta \ \chi_{i-1} \sin \theta \ \cos \theta \ \chi_{i-1} = \chi_i \chi_i$$
 (3.2)

Writing out the linear equations, the coordinates of the newly rotated vector are:

$$x_i = x_{i-1}\cos\theta - iy_1\sin\theta \tag{3.3}$$

and

$$y_i = x_{i-1}\sin\theta + _i y_1\cos\theta \tag{3.4}$$

This is precisely the operation that we need to simplifying to perform these rotations without having to perform any multiplications.

Consider first a 90 otation. In this case the rotation matrix is:

$$R(90^{\circ}) = \frac{\cos 90^{\circ} - \sin 90^{\circ}}{\sin 90^{\circ} \cos 90^{\circ}} = \frac{0^{\circ} - 1}{1^{\circ} 0^{\circ}}$$
(3.5)

and thus we only have to perform the operations:

$$x_{i} = x_{i-1} \cos 9^{\circ} - y_{i-1} \sin 90$$

$$= x_{i-1} \cdot 0 - y_{i-1} \cdot 1$$

$$= -y_{i-1}$$
(3.6)

and

$$y_{i} = x_{i-1} \sin 90 + y_{i-1} \cos 90$$

$$= x_{i-1} \cdot 1 + y_{i-1} \cdot 0$$

$$= x_{i-1}$$
(3.7)

Putting this altogether we get

You can see that this is requires a very minimal amount of calcutation tated vector simply negates the y value, and then swaps the x and y at weeks. complement negation requires the hardware equivalent to an add thus, we have achieved our gotaperforming a 90 rotation efficiently.

What if you wanted to rotation by -90What is the rotation matrix R(-9)? What type of calculation is required for this rotation? How would one design the most efficient circuit that could perform a positive and negative rotation by i- Θ Athe direction of rotation is an input to the circuit?

While it is great that we can rotate by, \(\) \(\) \(\) \(\) \(\) also need to rotate by smaller angles if we wish to have any sort of good resolution in moving to the target \(\) and \(\) the next natural angle that we might wish to rotate would be \(\) \(\) \(\) \(\) \(\) \(\) in the rotation matrix from Equation 3.1, we get

$$R(45^{\circ}) = \frac{\cos 45 - \sin 45}{\sin 45 \cos 45} = \sqrt[4]{\frac{2}{2}} = \sqrt[4]{\frac{2}{2}} = \sqrt[4]{\frac{2}{2}}$$
(3.9)

Calculating out the computation for performing the rotation, we get

$$x_{i} = x_{i-1} \cos 45 - y_{i-1} \sin 45$$

= $x_{i-1} \cdot \overline{2}/2 - y_{i-1} \cdot \overline{2}/2$ (3.10)

and

$$y_{i} = x_{i-1} \sin 45 + y_{i-1} \cos 45$$

$$= x_{i-1} \cdot \frac{7}{2} + y_{i-1} \cdot \frac{7}{2}$$
(3.11)

which when put back into matrix vector notation is

$$\sqrt[4]{\frac{1}{2}/2} - \sqrt[4]{\frac{2}{2}/2} \times = \sqrt[4]{\frac{2}{2}/2} \times - \sqrt[4]{\frac{2}{2}/2} \times - \sqrt[4]{\frac{2}{2}/2} \times = \sqrt[4]{\frac{2}/2} \times = \sqrt[4]{\frac{2}/2$$

This certainly is not as efficient **a**fcomputation as compared to rotating by ± 90 rotation was ideal because the multiplication were by very simple constants (in this case 0, 1, and -1). The key to the CORDIC is doing these rotations in an efficient manimer defining the rotation matrix in a way that their multiplication is trivacompute. That is, we wish to be more like the previous ± 90 nd less like the much more difficult computation required for the ± 45 rotation that we just described.

What if we "forced" the rotation matrix to be constants that were easy to multiply? For example, a multiplication by any power of two turns into a shift ople we to see the constants in the rotation matrix to be powers of two, we could very easily perform rotations without multiplication. This is the key idea behind the CORDIC – finding rotations that are very efficient to compute while minimizing any side effects will discuss these "side effects" in more destablishere is an engineering decision that is being made here der to get efficient computations.

to give up something this case we have to dealth the fact that the rotation also performs scaling, i.e., it changes the magnitude of the rotated vector - more on that later.

To further explore the idea of "simple" rotation matrices, consider the matrix

$$R() = \begin{array}{ccc} 1 & -1 \\ 1 & 1 \end{array} \tag{3.13}$$

with the corresponding computation for the transformation

$$x_i = x_{i-1} - y_{i-1} (3.14)$$

and

$$y_i = x_{i-1} + y_{i-1} (3.15)$$

with the matrix vector form of

This is certainly easy to compute and does not require any "difficult" multiplications. is the consequence to perfect operation? It turns out that this performs a rotation by 45 hich is perfect; we now have an efficient way to perform that 45 n. But, this transform also scales the vector by a factor of $\overline{2}$. The square root of the determinant of this matrix tells us how much the transformation scales the vector, i.e., how the length of the vector has the determinant of this matrix here is $1 \cdot 1 - (-1) \cdot 1 = 20$ us, this operation rotates by 45 nd scales by $\overline{2}$. This is the tradeoff that the CORDIC makes; we can make the computation for the rotation easy to compute but it has the side effect that scales the length of the hierary or may not be a problem depending on the application for now, we put aside the scaling issue and focus on how to generalize the idea of performing rotations that are computationally efficient to perform.

Now we generalize the notion postrforming efficient matrix rotations, performing rotations by only performing addition/subtraction and multiplication by a power of two (i.e., by shift operations)Consider again the rotation matrix

$$R_i(\theta) = \frac{\cos(\theta) - \sin(\theta)}{\sin(\theta) - \cos(\theta)} \tag{3.17}$$

By using the following trigonometric identities,

$$\cos(\theta) = \rho \frac{1}{1 + \tan^2(\theta_i)}$$
 (3.18)

$$\sin(\theta) = \rho \frac{\tan(\theta)}{1 + \tan^2(\theta)}$$
 (3.19)

we can rewrite the rotation matrix as

$$R_i = p \frac{1}{1 + \tan(\theta_i)} \frac{1}{\tan(\theta_i)} - \tan(\theta_i)$$
 (3.20)

If we restrict the values $dan(\theta)$ to be a multiplication by a factor ofwo, the rotation can be performed using a shifts (for the multiplication) and addit**Mose** specificallywe use let $tan(\theta) = 2^{-i}$. The rotation then becomes

$$v_i = K_i \quad \frac{1}{2^{-i}} \quad \frac{-2^{-i}}{1} \quad x_{i-1}$$

$$(3.21)$$

where

$$K_i = \sqrt{\frac{1}{1 + 2^{2i}}} \tag{3.22}$$

A few things to note her epsilon is equivalent to a right shift by i bite, a division by a power of two This is essentially just a simple rewiring which does not require any sort of logical resources, i.e., it is essentially "free" to compute in hardwise huge benefit, but it does not come without some drawbackst, we are limited to rotate by angles epsilon such that epsilon we will show that this is not much after problem. Second, we are only showing rotation in one direction; the CORDIC requires the ability to rotation by The epsilon simple to correct by adding in epsilon which can have a value epsilon for epsilon which corresponds to performing a positive or negative rotation. We can have a different epsilon every iteration/rotation. Thus the rotation operation generalizes to

$$v_i = K_i \quad \frac{1}{\sigma_i 2^{-i}} \quad \frac{-\sigma_i 2^{-i}}{1} \quad x_{i-1}$$
(3.23)

Finally, the rotation requires a multiplication, by its typically ignored in the iterative process and then adjusted for after the series of rotations is completed mulative scaling factor is

$$K(n) = \sum_{i=0}^{\gamma - 1} K_i = \sum_{i=0}^{\gamma - 1} \sqrt{\frac{1}{1 + 2^{2i}}}$$
 (3.24)

and

$$K = \lim_{n \to \infty} K(n) \approx 0.6072529350088812561694 \tag{3.25}$$

The scaling factors for different iterations can be calculated in advance and storet in the mean table. always perform a fixed number of rotations, this is simply one contraction could also be made in advance by scaling propriately before performing the rotation settings of the country of the rotation of the rotation

$$A = \frac{1}{K} = \lim_{n \to \infty} \int_{i=0}^{n-1} \frac{1}{1 + 2^{2i}} \approx 1.64676025812107$$
 (3.26)

At each iteration, we need to know the another rotation that was just perform an an another arctan $\vec{2}$. We can precompute these values for each value of i and store them in an on-chip memory and use them as a lookup Another law have a control decision that determines whether the rotation is clockwise or counterclockwise, i.e., we must determine if σ is 1 or -1. This decision depends on the desired CORDIC more example for calculating $\cos \varphi$ and $\sin \varphi$, we keep a running sum of the cumulative angle that we have rotation for a positive rotation if our current angle is less than φ and a negative rotation is our current angle is greater than φ .

Table 3.1 provides the statistics for the first seven iterations of a CORDIC. The first row is the "zeroth" rotation (i.e., when i=0), which is arotation. It performs a scaling of the vector by a factor of 1.4142The second row is the does a rotation by $\theta=\arctan 2^1=26.565$. This rotation scales the vector by 1.1180De CORDIC gain is the overallocaling of the vector. In this case, it is the scaling factor of the first two rotations, i.e., 1.58114 = 1.41421 · 1.1TBD3 process continues by incrementing i which results in smaller and smaller rotating angles and scaling factors. that the CORDIC gain starts to stabilize to ≈ 1.64676025812107 as described in Equation 3.260 te as the angles get smaller, they have less effect on the most significant digits.

Describe the effect if the *i*th iteration on the precision of the results? Twataispits does it change? How does more iterations change the precision of the final result, i.e., how do the values of $\sin \varphi$ and $\cos \varphi$ change as the CORDIC performs more iterations?

Table 3.1: The rotating anglescaling factorand CORDIC gain for the first seven iterations of a CORDIC. Note that the angle decreases by approximatelyeball time. The scaling factor indicates how much the length the the vector increases during that I hat I hat I hat I hat I hat I have a length the the vector increases during that I hat I hat I have a length the the vector increases during that I hat I have a length the the vector increases during that I hat I have a length the vector increases during that I have a length the vector increases during that I have a length the vector increases during that I have a length the vector increases during that I have a length the vector increases during that I have a length the vector increases during that I have a length the vector increases during that I have a length the vector increases during that I have a length the vector increases during that I have a length the vector increases during that I have a length the vector increases during the overall increase in the length of the vector which is the product of all of the scaling factors for the current and previous rotations.

i	2^{-i}	Rotating Angle	Scaling Factor	CORDIC Gain
0	1.0	45.00℃	1.41421	1.41421
1	0.5	26.565	1.11803	1.58114
2	0.25	14.036	1.03078	1.62980
3	0.125	7.125	1.00778	1.64248
4	0.0625	3.576	1.00195	1.64569
5	0.03125		1.00049	1.64649
6	0.01562	0.895	1.00012	1.64669

3.3 Calculating Sine and Cosine

Now we describe more precisely our running example of using a CORDIC to calculate the sine and cosine of some given angle ϕ n order to do this, we start with a vector on the positive x-axis (i.e., with an initial angle of 0) and perform a series of rotations until are approximately at the given angle \overline{a} hen we can simply read the x and y values of the resulting rotated vector to get the values $\cos \varphi$ and $\sin \varphi$, respectively assumes that the amplitude of the final vector is egual to 1, which as you will see is not too difficult to achieve.

Let us illustrate this with an example calculating cos 60 and sin 60 i.e., $\varphi = 60^{\circ}$. This process is depicted graphically in Figure We perform five rotations in order to give a final vector with an angle approximately equal.to60initial vector has a 9ngle, i.e., it starts on the positive x-axis. The first rotation corresponds to i = 0 which has an Asyle (see Table 3.1). Since we want to get to 60 we rotate in the positive direction e resulting rotated vector has a 45° angle; also note that its amplitude is scaled by approximately **N4W** we move on to i=1. As we wish to get to a 60 angle, we rotate again in the positive direction \bar{b} is rotation results in a vector that has an angle of 426.565 = 71.565 and is scaled by a factor of 1.118; the total scaling resulting from the two rotations is $1.414 \times 1.118 = \text{This 81}$. the CORDIC gain. Moving on to i = 2 we now determine that our current angle is larger than the of the other than the ot so we rotate by a negative angle resulting in a vector with å 570€9and scaled by a factor of 1.630This process continues by rotating the vector with incrementally larger i values, resulting in smaller and smaller rotations that will eventually (approximately) reach the desilsed angle. note that the CORDIC gain begins to stabilize as the number of rotation increases.

After we perform a sufficient number of rotations, which is a function of the desired accuracy, we get a vector with an angle close to the desired input Targeleand y values of that vector




Figure 3.2:Calculating cos 6and sin 60using the CORDIC algorithm: ive rotations are performed using incrementally largeralues (0,1,2,3,4). The result is a vector with an angle of 61.078. The corresponding x and y values of that vector give the approximate desired cosine and sine values.

correspond to approximately α s 60 and A_R sin 60, which is exactly what we want if A 1. Since we typically know a priori the number of rotations that we will perform, we can insure that $A_R = 1$ by setting the magnitude of the initiator to the reciprocal the CORDIC gain. In the case of our example, assuming that we perform five rotations as shown in Figure 3.2, this value is 1.64649 = 0.60735 (the reciprocal the CORDIC gain when i = 5 see Table 3.1) We can easily set the amplitude of the initial vector by starting at a vector (0.60735, 0).

How would the answer change if we performed one more rotation? How about two (three, four, etc.) more rotations? What is the accuracy (e.g., compared to MATLAB implementation) as we perform more rotations? How many rotations do you think is sufficient in the general case?

Is it possible to get worse accuracy by performing more rotations? de an example when this would occur.

Figure 3.3 provides code that implements sine and cosine calculation using the CORDIC algorithm. It takes as input a target angle, and outputs the sine and cosine values corresponding to the angle. The code uses an array cordic phase as a lookup table that holds the angle of rotation for ea iteration. This corresponds to the values in the "Rotating Angle" column in Tall eastume that the cordic. In file defines the different data types (i.e., COS SIN TYPE and THETA TYPE) and sets NUM ITERATIONS to some constant value data types can be changed to different fixed

```
// The file cordic.h holds definitions for the data types and constant values
#include "cordic.h"
// The cordic phase array holds the angle for the current rotation
// cordic phase[0] = ^{\sim} 0.785
// cordic phase[1] = ^{\sim} 0.463
void cordic(THETA TYPE theta, COS SIN TYPE &s, COS_SIN TYPE &c)
   // Set the initial/ector that we widtate
   // current cos = I; current sin = Q
    COS SIN TYPE current \cos = 0.60735;
    COS_SIN_TYPE current sin = 0.0;
    COS_SIN_TYPE factor = 1.0;
   // This loop iteratively rotates the initial or to find the
   // sine and cosine values corresponding to the input theta angle
    for (int j = 0; j < NUM ITERATIONS; j++) {
       // Determine if we are rotating by a positive or negative angle
       int sigma = (theta < 0) ? -1 : 1;
       // Multiply previous iteration by 2^(-j)
       COS_SIN_TYPE cos shift = current cos * sigma * factor;
       COS SIN TYPE sin shift = current sin * sigma * factor;
       // Perform the rotation
       current cos = current cos - sin shift;
       current sin = current sin +_cos shift;
       // Determine the new theta
       theta = theta - cordic phase[j];
       factor = factor / 2;
    }
   // Set the finatine and cosine values
   s = current sin; c = current cos;
}
```

Figure 3.3:CORDIC code implementing the sine and cosine of a given angle.




Figure 3.4The figure shows a two-dimensional plane and a vector represented in both the Cartesia form (x, y) and the polar form (r, θ) and provides the relationship between those two coordinate systems.

or floating point types nd NUM ITERATIONS set depending on our desired accusres, and throughput.

This code is close to a "software" versiting an be optimized in many ways to increase its performance and reduce its a Wea. will discuss how to optimize this code later in the chapter.

3.4 Cartesian to Polar Conversion

With some modifications, the CORDIC can perform other func**Fiome**xample, it can convert between Cartesian and polar representations; we describe that in more detail in this section. CORDIC can also do many other functions, which we will leave as an exercise to the reader.

A two-dimensional vector v can be represented using a Cartesian coordinate system (x, y) or in the polar coordinate system (r, θ) where r is the random dinate (length of the vector) and θ is the angular coordinate of these coordinate systems have their benefits and draw acks. example, if we want to do a rotation, then it is easier to think about the polar form while a linear transform is more easily described using the Cartesian system.

The relationship between these coordinates is shown in the following equations:

$$x = r\cos\theta \tag{3.27}$$

$$y = r \sin \theta \tag{3.28}$$

$$r = {}^{p} \frac{1}{x^2 + y^2} \tag{3.29}$$

$$\theta = \operatorname{atan2}(y, x) \tag{3.30}$$

where atan2 is a common variation on the arctangent function defined as

$$\operatorname{arctan}_{X}^{\frac{p}{2}}) \quad \text{if } x > 0$$

$$\operatorname{arctan}_{X}^{\frac{p}{2}}) + \pi \quad \text{if } x < 0 \text{ and } y \ge 0$$

$$\operatorname{arctan}_{X}^{\frac{p}{2}}) - \pi \quad \text{if } x < 0 \text{ and } y < 0$$

$$\operatorname{arctan}_{X}^{\frac{p}{2}}) - \pi \quad \text{if } x = 0 \text{ and } y > 0$$

$$-\frac{\pi}{2} \quad \text{if } x = 0 \text{ and } y < 0$$

$$\operatorname{undefined} \quad \text{if } x = 0 \text{ and } y = 0$$

$$(3.31)$$

This provides a way to translate between the two coordinate systems. these operations are not easy to implement in hardware example, sine, cosine, square root, and arctan are not simple operations and they require significant amount of resourcescan use the CORDIC to perform these operations using a series of simple iterative rotation operations.

Given a number in Cartesian form (x, y), we can calculates its radial and amplitude coordinate (i.e., convert it to polar form) using the CORDIC. To do this, we rotate the given Cartesian number to 0° . Once this rotation is complete, the amplitude is the x value of the final rotate to vector. determine the radial coordinate, we simply keep track of the cumulative angle of the rotations that the CORDIC performs The angles of the rotating vector (for $i = 0, 1, 2, 3, \ldots$) are known and can be stored in a lookup table as done for calculating sine/Tousing ore, we simply need to keep track of the total otation angle by performing an addition or subtraction of these whighes, depends on the direction of rotation.

The algorithm is similar to that of calculating the sine and cosine of a gi**Wea** pangibarm a set of rotations with increasing values of that the final vector resides on (close to) the positive x-axis (i.e., an angle of this can be done using positive or negative rotations which is predicated on the y value of the vector whose amplitude and phase we wish to determine.

The first step of the algorithm performs a rotation to get the initial vector into either Quadrant I or IV. This rotates the vector by ± 90 pending on the sign of the y value of the initially ector. the y value is positive, we know that we are in either Quadrant I or II. A rotation by y0 us into Quadrant IV or I, respectively we are in either of those quadrants, we can guarantee that we will be able to asymptotically approach the x1 approach the x2 are in Quadrant III or IV, the y3 value of the initial vector will be negative a rotation by 90 will put us into Quadrant IV or I, respectively Recall that a x3 rotation is done by negating either the x3 or y3 values of the vector and then swapping those y3 rotation of these y3 shown in Figure 3.5.

There is an issue with the finarbdial value of the rotated vectorits magnitude is not the same as the initiarhagnitude before the rotations's scaled by the CORDIC gainOr course, one could calculate the precise radiable of the vector by multiplying by the reciprofcthe appropriate CORDIC gain (approximately $1/1.647 = 0^1.60 \text{Mz}$) wever this defeats the purpose of having a CORDIC, which eliminates the need for costly multiplication for tunately this multiplication cannot be performed trivially using shifts an download sately, this factor is often not important e.g., in amplitude shift keying used in modulation in wireless communications, you only need to know a relative magnitude other times, this amplitude gain can be compensated by other parts of the system.

 $^{^{1}}$ Recall that the CORDIC gain is a function of the number of rotations as show in Table 3.1.




Figure 3.5:The first step in performing a Cartesian to polar conversion is to perform a rotation by $\pm 90^\circ$ in order to get the initial vector into either Quadrant I or IV. Once it is in either of these two quadrants, subsequent rotations will allow the vector to reach a final algebraic point, the radial value of the initial vector is the x value of the final rotated vector and the phase of the initial vector is the summation of table angles that the CORDIC performed arts a) and b) show an example with the initial y value is positive, which means that the vector resides in either Quadrant I or II. Rotating by -90 puts them into the appropriate quadrants c) and d) show a similar situation when the y value of the initial tor is negative lere we wish to rotate by 90 get the vector into Quadrant I or IV.

3.5 Number Representation

The cordic function uses currently uses common types for the variable samplethe variable sigma is defined as an **int** and other variables are defined to use custom data types (e.g., THETA_TYPE and COS SIN TYPE). It is sometimes convenient to think that such types represent arbitrary numbers, when in actuality they dom/tractice, it digital representation of numbers has a huge impact on the complexity of the logic to compute with those **Inumbery**scases, HLS tools are able to optimize the representation of each value to simplify the generated hardware For instance, in Figure 3.3, the variable sigma is restricted to be either **Even**-though the variable is declared as an **int** type of at least 32 hosts fewer bits can be used to implement the variable without changing the behavior of the prographer casesparticularly function inputs, memories, and variables that appear in recurrences, the representation cannot be automatically optimized these cases, modifying the code to use smaller datatypes is a key optimization to avoid unnecessary resource usage.

Although reducing the size of variables is generally a goodhislep, timization can change the behavior of the programdata type with fewer number of bits will not be able to express as much information as a data type with more bits and no finite binary representation can represent real numbers with infinite accuratory tunately, as designers we can pick numeric representations that are tuned to accuracy requirements of particular applications and tradeoff between accuracy, resource usage, and performance.

Before discussing these number representation optimizations further using our cordic function, we first give a background on number representations provide the basics, as this is important in understand the data type specific representations provided by **Wilsado**he next section starts with a fundamental background on number representation, and then proceeds to discuss the arbitrary precision variables available in **Vivallo**.

3.5.1 Binary and HexadeciMourhbers

Computers and FPGAs typically represent numbers using binary representation enables numbers to be efficiently represented using on-off signals called binary digits, obsistantly bits. numbers work in most ways like normal decimal numbers, but can often be the cause of confusing errors if you are not familiar with how they work his is particularly true in many embedded systems and FPGAs where minimizing the number of bits used to represent variables can greatly increase the overall performance or efficiency of alsystisms ection, we will summarize binary arithmetic and the basic ways that computers represent numbers.

Many readers may already be familiar with these itheatscase, you may skim these sections or skip them entirelie do suggest that look at Section 3.5.5 as this provides information specific to Vivado HLS on how to declare arbitrary data type his is a key idea for optimizing the number representation of the cordic function and any HLS code.

When we write a normal integration as 4062 what we really mean is implicitly (4 * 1000) + (0 * 100) + (6 * 10) + (2 * 1) = 4062, or written in columns:

A binary number is similar, except instead of using digits from zero to nine and powers of ten, we use numbers from zero to one and powers of 2:

since (1*8) + (0*4) + (1*2) + (1%) weid ambiguity, binary numbers are often prefixed with "0b". This makes it obvious that 0b1011 is the number decimal 11 and not the number 1011. The bit associated with the highest power of two is the *most significant bit*, and the bit associated with the lowest power of two is the *least significant bit*.

Hexadecimal numbers use the digits representing numbers from zero to 15 and powers of 16:

In order to avoid ambiguitthe digits from 10 to 15 are represented by the letters "A" through "F", and hexadecimalumbers are prefixed with "0% the number above would normally be written in C code as 0x803F.

Note that binary representation can also represent fractional numbers, usually called *fixed-poir* numbers by simply extending the pattern to include negative exposethat "0b1011.01" is equivalent to:

since $8+2+1\frac{1}{4}=11.25$. Unfortunately, the C standard doesn't provide a ways **p**ecifying constants in binary representation, although gcc and many other compilers allow integer constant (without a decimal point) to be specified with the "0b" pTetexC99 standard does provide a way to describe floating-point constants with hexadecimal digits and a decimal exponent, however Note that the decimal exponent is required, even if it is zero.

float
$$p1 = 0xB.4p0$$
; // Initialize $p1$ to "11.25" **float** $p2 = 0xB4p-4$; // Initialize $p2$ to "11.25"

Notice that in general, is only necessary to write non-zero digits and any digits not shown can be assumed to be zero without changing the represented value of an unsigned number. result, it is easy to represent the same value with more digitally add as many zero digits as necessary. This process is often called zero-exter that each additional digit increases the amount of numbers that can be represented an additional bit to a binary number doubles the amount of numbers that can be represented an additional exadecimaligit increases the amount of numbers by a factor of 16.

Note that it is possible to have any number of bits in a binary numberst 8,16, or 32. SystemC [2], for instance, defines several template classes for handling arbitrary precision integers and fixed-point numbers (including sc instant) sc bigint >> sc bigint <> sc bigint <> sc bigint <> sc ubigint <>, sc fixed <>>, and sc ufixed <>> lesses can be commonly used in HLS tools, although they were originally defined for system modeling and not necessarily symbles is. for instance, includes similar template classes (ap int <> , ap uint <> , ap fixed <> > , and ap ufixed <>) that typically work better than the SystemC template classes, both in simulation and synthesis.

Arbitrary precision numbers are even well defined (although not terribly useful) with zero digits. List all the numbers that are representable with zero digits.

3.5.2 Negative numbers

Negative numbers are slightly more complicated than positive npantly recause there are several numbers are signal to do it One simple way is represent negative numbers with a sign bit, often called signed-magnitude representation just includes an additibital to the front of the number to indicate whether it is signed One somewhat odd thing about signed-magnitude representation is that there is more than one way to represent to make even apparently simple operations, like operator ==(), more complex to implement.

+/-	2^1	2^0	signed magnitude
0	1	1	= 3
0	1	0	= 2
0	0	1	= 1
0	0	0	= 0
1	0	0	= -0
1	0	1	= -1
1	1	0	= -2
1	1	1	= -3

Another way to represent negative numbers is with *biased* representation adds a constant offset (usually eqinal nagnitude to the value the largest bit) to the value, which are otherwise treated as positive numbers:

2 ²	2^1	20	biased
1	1	1	= 3
1	1	0	= 2
1	0	1	= 1
1	0	0	= 0
0	1	1	= -1
0	1	0	= -2
0	0	1	= -3
0	0	0	= -4

However by far the most common technique for implementing negative numbers is known as two's complement two's complement representation, most significant bit represents the sign of the number (as in signed-magnitude representation) whether or not an offset is applied. One way of thinking about this situation is that the high order bit represents a negative contribution to the overall number.

-2^{2}	2^1	20	two's complement					
0	1	1	=3	3				
0	1	0	= 2	2				
0	0	1	= :	1				
0	0	0	= ()				
1	1	1	= -	-1				
1	1	0	= -	-2				
1	0	1	= -	-3				
1	0	0	= -	-4				
			'					
-2^{4}	2^3	2^2	2^1	2^0	two's complement			
0	0	0	1	1	= 3			
0	0	0	1	0	= 2			
0	0	0	0	1	= 1			
0	0	0	0	0	= 0			
1	1	1	1	1	= -1			
1	1	1	1	0	= -2			

1

1

0 1

One significant difference between unsigned numbers and two's complement numbers is that we need to know exactly how many bits are used to represent the number, since the most significant bit is treated differently than the remaining bitsurthermore when widening a signed two's complement number with more bits, the sign bit is replicated to all the new most significant bits. This process is normally called sign-extentional the rest of the book, we will generally assume that all signed numbers are represented in two's complement unless otherwise mentioned.

What is the largest positive number representable with N bits in two's complement? What is the largest negative number?

Given a positive number x, how can you find the two's complement representation of -x? What is -0 in two's complement? if x is the largest negative number representable with N bits in two's complement, what is -x?

3.5.3 Overflow, Underflow, and Rounding

Overflow occurs when a number is larger than the largest number that can be represented in a given number offits. Similarly, underflow occurs when a number is smaller than the smallest number that can be represented common way of handling overflow or underflow is to simply drop the most significant bits of the original number, often called wrapping.

2 ⁵	2^4	2^3	2 ²	2^1	2^0	2^{-1}	2^{-2}	2^{-3}	2^{-4}	
0	0	1	0	1	1	0	1	0	0	= 11.25
	0	1	0	1	1	0	1	0	0	= 11.25
		1	0	1	1	0	1	0	0	= 11.25
			0	1	1	0	1	0	0	= 3.25

Handling overflow and underflow by wrapping two's complement numbers can even cause a positive number to become negative, or a negative number to become positive.

Similarly, when a number cannot be represented precisely in a given number of fractional bits, it is necessary to apply *rounding* ain, there are several common ways to round num**bers**. simplest way is to just drop the extra fractional bits, which tends to result in numbers that are mor negativeThis method of rounding is often called *rounding down* or *rounding to negative infinity*. When rounding down to the nearest integer, this corresponds to the floor() function, although it's possible to round to other bit positions as well.

```
0b0100.00 = 4.0
                                  0b0100.0 = 4.0
0b0011.11 = 3.75
                                  0b0011.1 = 3.5
0b0011.10 = 3.5
                                  0b0011.1 = 3.5
0b0011.01= 3.25
                                  0b0011.0 = 3.0
                     Round to
0b0011.00 = 3.0
                                  0b0011.0 = 3.0
                  → Negative →
                                  0b1100.0 = -4.0
0b1100.00 = -4.0
                     Infinity
0b1011.11 = -4.25
                                  0b1011.1 = -4.5
0b1011.10 = -4.5
                                  0b1011.1 = -4.5
0b1011.01 = -4.75
                                  0b1011.0 = -5.0
0b1011.00 = -5.0
                                  0b1011.0 = -5.0
```

It is also possible to handle rounding in other similar ways which force rounding to a more positive numbers (called *rounding up* or *rounding to positive infinity* and corresponding to the ceil() function), to smallerabsolute value(called *rounding to zero* and corresponding to the trunc() function) or to larger absolute values (called *rounding away from zero* or *rounding to infinity* and corresponding to the round() function) he of these operations always minimizes the error caused by rounding powever. A better approach is called *rounding to nearesen*, *convergent rounding*, or *banker's rounding* and is implemented in the Irint() function) there are two numbers equally distant, then the *even* one is always picket ary-precision number is even the last digit is zero. This approach is the default handling of inding with IEEE floating point as it not only minimizes rounding errors but also ensures that the rounding error tends to cancel out when computing sums of random numbers.

```
0b0100.00 = 4.0
                                  0b0100.0 = 4.0
0b0011.11= 3.75
                                  0b0100.0 = 4.0
0b0011.10 = 3.5
                                  0b0011.1 = 3.5
0b0011.01 = 3.25
                                  0b0011.0 = 3.0
                     Round to
0b0011.00 = 3.0
                                  0b0011.0 = 3.0
                  → Nearest
0b1100.00 = -4.0
                                  0b1100.0 = -4.0
                     Even
0b1011.11 = -4.25
                                  0b1100.0 = -4.0
0b1011.10 = -4.5
                                  0b1011.1 = -4.5
0b1011.01 = -4.75
                                  0b1011.0 = -5.0
0b1011.00 = -5.0
                                  0b1011.0 = -5.0
```

3.5.4 Binary arithmetic

Binary addition is very similar to decimal addition, simply align the binary points and add digits, taking care to correctly handle bits carried from one column to the other than the result of adding or subtracting two N-bit numbers generally takes N+1 bits to represent correctly without overflow. The added bit is always an additional most significant bit for fractional numbers

	2^{3}	2^2	2^1	2^0		unsigned
-		0	1	1		= 3
+		0	1	1		= 3
=	0	1	1	0		= 6
	2 ³	2 ²	2 ¹	20	2-1	unsigned
	2 ³	2 ²	2 ¹	2 ⁰	2 ⁻¹	unsigned = 7.5
+	2 ³	2 ² 1 1		2 ⁰ 1 1		_

Note that since the result of subtraction can be neglatieve extra bitbecomes the sign-bit of a two's complement number.

		2^3	2^2	2^1	2^0	unsigned
		0	0	1	1	= 3
-		0		1	1	= 3
=		0	0	0	0	= 0
	-2 ⁴	2 ³	2 ²	2^1	2 ⁰	unsigned
	-2 ⁴		2 ²			unsigned = 3
	-2 ⁴					

Multiplication for binary numbers also works similarly to familiar deninitablication.In general, multiplying 2 N-bit numbers results in a 2*N bit result.

	2^6	2 ⁵	2^4	2^{3}	2^2	2^1	2^0	two's complement
				1	0	0	1	= 9
*				1	0	0	1	= 9
				1	0	0	1	= 9
			0	0	0	0		= 0
		0	0	0	0			= 0
+	1	0	0	1				= 72
	1	0	1	0	0	0	1	= 81

Operations on signed numbers are somewhat more complex because of the sign-bit handling a won't be covered in detHibwever, the observations regarding the width of the result still applies: adding or subtracting two N-bit signed numbers results in an N+1-bit result, and Multiplying two N-bit signed numbers results in an 2*N-bit result.

What about division? Can the number of bits necessary to exactly represent the result a division operation of 2 N-bit numbers be computed?

3.5.5 Representing Arbitrary Precision Integers in C and C++

According to the C99 language standand, precision of many standard typesuch as int and long are implementation defined though many programs can be written with these types in a way that does not have implementation-defined behavior cannot one small improvement is the inttypes. In header in C99 hich defines the types int8 t, int16 t, int32 t, int64 t representing signed numbers of a given width and the corresponding types uint8 t, uint16 t, uint32 t, and uint64 t representing unsigned numbers hough these types are defined to have exactly the given bitwidth they can stilbe somewhat awkward to user instanceeven relatively simple programs like the code below can have unexpected behavior.

```
#include "inttypes.h"
uint16 t a =0x4000;
uint16 t b = 0x4000;
// Danger! p depends on sizeof(int)
uint32 t p = a*b;
```

Although the values of a and b can be represented in 16 bits and their product (0x10000000) can be represented exactly in 32 bits, the behavior of this code by the conversion rules in C99 is to first convert a and b to type **inco**mpute an integer resulted then to extend the result to 32 bits. Although uncommonant, is correct for a C99 compiler to only have integers with only 16 bits of precisionFurthermore, the C99 standard only defines 4 bitwidths for integer numbers, while FPGA systems often use a wide variety of bitwidths for arith ristoic printing these datatypes using printf() is awkward, requiring the use of additional macros to write portaithe situlation is even worse if we consider a fixed-point arithmetic example code below, we consider a and b to be fixed point numbers, and perform normalization correctly to generate a result in the same format.

```
#include "inttypes.h"

// 4.0 represented with 12 fractionsal
uint16 t a =0x4000;

// 4.0 represented with 12 fractionsal
uint16 t b = 0x4000;

// Danger! p depends on sizeof(int)
uint32 t p = (a*b) >> 12;
```

The correct code in both cases requires casting the input variables to the width of the result before multiplying.

```
#include "inttypes.h"
uint16 t a = 0x4000;
uint16 t b = 0x4000;
// p is assigned to 0x10000000
uint32 t p = (uint32 t) a*(uint32 t) b;
#include "inttypes.h"
```

```
// 4.0 represented with 12 fractionsal
uint16 t a =0x4000;
// 4.0 represented with 12 fractionsal
uint16 t b = 0x4000;
// p assigned to 16.0 represented with 12 fractional
uint32 t p = ( (uint32 t) a*(uint32 t) b ) >> 12;
```

When using integers to represent fixed-point numbers, it is very important to document the fixed point format used, so that normalization can be performed correctly after multiplication. Usually this is described using "Q" formats that give the number of fractioninasthains.e, "Q15" format uses 15 fractioninats and usually applies to 16 bit signed variables.ch a variable has values in the interval [—Simb)larly "Q31" format uses 31 fractional bits.

For these reasonit, susually preferable to use C++ and the Viva MLS template classes ap int<>, ap uint<>, ap fixed<>, and ap ufixed<> to represent arbitrary precision meanbers. ap int<> and ap uint<> template classes require a single integer template parameter that defines their width. Arithmetic functions generally produce a result that is wide enough to contain a correct result following the rules in section 3.5. Only if the result is assigned to a narrower bitwidth does overflow or underflow occur.

```
#include "ap int.h"
ap uint<15> a =0x4000;
ap uint<15> b = 0x4000;
// p is assigned to 0x10000000.
ap uint<30> p = a*b;
```

The ap fixed<> and ap ufixed<> template classes are siexitept that they require two integer template arguments that define the overall width (the total number of bits) and the number of integer bits.

```
#include "ap fixed.h"

// 4.0 represented with 12 fracthaitsal

ap ufixed<15,12> a = 4.0;

// 4.0 represented with 12 fracthaitsal

ap ufixed<15,12> b = 4.0;

// p is assigned to 16.0 represented with 12 fracthaitsal

ap ufixed<18,12> p = a*b;
```

Note that the ap fixed<> and ap ufixed<> template classes require thewoodleralf the number to be positive, but the number of integer bits can be a hoiptantycular, the number of integer bits can be 0 (indicating a number that is purely fractional) or can be the same as the overal width (indicating a number that has no fractional). However, the number of integer bits can also be negative or greater than thewoodleral what do such formats describe? What are the largest and smallest numbers that can be represented by an ap fixed<8,-3>? ap fixed<8,12>?

3.5.6 Floating Point

Vivado HLS can also synthesize floating point calculation being point numbers provide a large amount of precision, but this comes at a cost; it requires significant amount of computation which turn translates to a large amount of resource usage and many cycles bustoned point numbers should be avoided unless absolutely necessary as dictated by the accuracy requirements application. In fact, the primary goal this chapter is to allow the reader to understand how to effectively move from floating point to fixed point representations anately, this is often a non-trivial task and there are not many good standard methods to automatically perform this translation. This is partially due to the fact that moving to fixed point will reduce the accuracy of the application and this tradeoff is best left to the designer.

The standard technique for high-level synthesis starts with a floating point representation durin the initial development of the applications. allows the designer to focus on getting a functionally correct implementation once that is achieved then she can move optimizing the number representation in order to reduce the resource usage and/or increase the performance.

Change allof the variables in the CORDIC from **float** to **int** ow does this effect the resource usage How does it change the latency How about the throughput Does the accuracy change?

3.6 Cordic Optimizations

In this sectionwe provide some brief thoughts and suggestions on the best way to optimize the CORDIC function. We focus on how the different optimizations change the precision of the result while providing the ability tradeoff between throughput, precision, and area.

One important decision when implementing the CORDIC function is to select the type used to represent angles and the residesile the original code can operate with either floating-point types, e.gfloat, and fixed-point types, CORDIC is most commonly used with fixed-point types with the specific goadf eliminating multipliers when efficient means of ultiplication are available, other methods for computing trigonometric functions are often place in Figure 3.3, it contains several multiply operators related to the sigma and factor variables. By restricting the code to only work with fixed-point types we can remove these multiplications, converting them into shifts and a cost that does this is shown in Figure ??.

How do the area, throughput, and precision of the sine and cosine results change as you vary the data type? Do you see a significant difference when THETA TYPE and COS SIN TYPE are floating point types vsp fixed<> typesWhat about using the code from Figure 3.3 and Figure ???

Ultimately CORDIC produces an approximation he error on that approximation generally decreases as the number of iterations increases corresponds to the number of times that we execute the **for** loop in the cordic function, which is set by NUM ITERATION we perform a very large number of iterations, we may still have an approximation for this is that we may approach but never exactly match the desired target was nowever, tune precision by choosing to perform greater or fewer iterations at needs to change in the algorithm is to

```
// The file cordic.h holds definitions for the data types and constant values
#include "cordic.h"
// The cordic phase array holds the angle for the current rotation
// cordic_phase[0] = 0.785
// cordic phase[1] = ^{\sim} 0.463
void cordic(THETA TYPE theta, COS SIN TYPE &s, COS_SIN TYPE &c)
   // Set the initial/ector that we widtate
   // current cos = I; current sin = Q
   COS SIN TYPE current \cos = 0.60735;
   COS_SIN_TYPE current sin = 0.0;
   // This loop iteratively rotates the invitication to find the
   // sine and cosine values corresponding to the input theta angle
   for (int j = 0; j < NUM ITERATIONS; j++) {
       // Multiply previous iteration by 2^{-}(-i). This is equivalent to
       // a right shift by j on a fixed-point number.
       COS SIN TYPE cos shift = current cos >> i;
       COS SIN TYPE sin shift = current sin >> j;
       // Determine if we are rotating by a positive or negative angle
       if(theta >= 0) {
           // Perform the rotation
           current cos = current cos = sin shift;
           current sin = current sin + cos shift:
           // Determine the new theta
           theta = theta - cordic phase[i];
       } else {
           // Perform the rotation
           current cos = current cos + sin shift;
           current sin = current sin - cos shift;
           // Determine the new theta
           theta = theta + cordic phase[j];
   }
   // Set the finatine and cosine values
   s = current sin; c = current cos;
}
```

Figure 3.6:Fixed-point CORDIC code implementing the sine and cosine of a given angle.

modify the value of NUM ITERATIONS depends on the number of digits of precision required by application using this CORDIC core.

How does the constant NUM ITERATIONS affect the area, throughput, and precision? How does this affect the initial values of current cos and current sin? Do you need to modify the array cordic phase? Can you optimize the data types depending on the value of NUM ITERATIONS?

Ultimately, most applications imply requirements on the precision of the final result and a designer must determine how to build the best circuit given particular precision requirements. To achieve a given precision in the fimesult, what value of NUM_ITERATIONS and what data types are required?

The computations in the *f or* loop occupy mostt**b** overalltime. How do you best perform code transforms and/or use pragmas to optimize it?

The current code assumes that the given angle is betweean ±900 add code to allow it to handle any angle between ±180

3.7 Conclusion

In this chapter, we looked the Coordinate Rotation DIgital omputer (CORDIC) method for calculating trigonometric and hyperbolic functions based on vector rotal estart with a background on the computation being performed by the CORDIC methodicular, we focus on how to use the CORDIC method to calculate the sine and cosine values for a given angle. Additionally, we discuss how the same CORDIC method can be used to determine the amplitude and phase of a given complex number.

After this, we focus on the optimizations that can be done on the CORDIC method.it is an iterative method, there are fundamental tradeoffs between the number of iterations that are performed and the precision and accuracy of the resulting completed iscruss how to reduce the precision/accuracy and get savings in FPGA resource usage and increases in performance.

We introduce the notion of sing custom arbitrary data types for the variables in our cordic function. This provides another method to reduce the latency, increase the throughput, and minimize the area while changing the precision fintermediate and final sults. Vivado HLS provides a method to specifically generate a large number of data types.

In generalthere is a complex relationship between prediscource utilization and performance. We touch on some of these tradeoffs, provide some insights on how to best optimize the cordic function. We leave many of the optimization as well as the analysis of these tradeoffs, as an exercise to the reader.

Chapter 4

Discrete Fourier Transform

The Discrete Fourier Transform (DFT) plays a fundamental role in digital signal processing systems It is a method to change a discrete signal in the time domain to the same signal in the frequency domain. By describing the signals the sum of sinusoids, we can more easily compute some functions on the signal, e.g., filtering and other linear time invariant functionse, it plays an important role in many wireless communications ge processing other digitational processing applications.

This chapter provides an introduction to the DFT with a focus on its optimization for an FPGA implementation its core, the DFT performs a matrix-vector multiplication where the matrix is a fixed set of coefficient initial optimizations in Chapter 4.6 treat the DFT operation as a simplified matrix-vector multiplication, Chapter 4.6 introduces a complete implementation of the DFT in Vivado HLS code. Additionally, we describe how to best optimize the DFT computation to increase the through Wet. focus our optimization efforts on array partitioning optimizations in Chapter 4.5.

There is a lot of math in the first two sections of this dhipteay seem superfluous, but is necessary to fully comprehend the code restructuring optimizations, particularly for understanding the computational symmetries that are utilized by the Fast Fourier Transform (FFT) in the next chapter. That being saidif you are more interested in the HLS optimizations, can skip to Chapter 4.6.

4.1 Fourier Series

In order to explain the discrete Fourier transfown, must first understand the *Fourier series*. The Fourier series provides an alternative way to look at a real valued, continuous, periodic signal where the signal runs over one period from $-\pi \hbar e$ reminal result from Jean Baptiste Joseph Fourier states that any continuous, periodic signal over a period of 2π can be represented by a sur of cosines and sines with a period of π remaily, the Fourier Series is given as

where the coefficients \mathbf{a}_1, \dots and $\mathbf{b}_i, \mathbf{b}_i, \dots$ are computed as

$$a_{0} = \frac{1}{\pi} \frac{R_{\pi}}{R_{\pi}^{\pi}} f(t) dt$$

$$a_{n} = \frac{1}{\pi} \frac{1}{R_{\pi}^{\pi}} f(t) \cos(nt) dt$$

$$b_{n} = \frac{1}{\pi} \frac{1}{R_{\pi}^{\pi}} f(t) \sin(nt) dt$$
(4.2)

There are several things to $n\sigma$ test, the coefficients, σ_1 , σ_2 , σ_3 , σ_4 , σ_2 , σ_3 , σ_4 , σ_2 , σ_3 , σ_4 , σ_5 , σ_5 in Equation 4.2 are called the Fourier coefficients coefficients often called the σ_5 direct current (DC) term (a reference to early electrical rent analysis), he σ_5 is often called the fundamental, while the other frequencies (σ_5) are called higher harm the cost in the fundamental and harmonic frequencies originate from acoustics and the function σ_5 , and the cost in and the cost in the cost in the function σ_5 and the cost in the cost in the coefficient of σ_5 and the cost in the coefficient of σ_5 and σ_5 in the coefficient of cost in the coefficient of σ_5 and σ_5 is a proximate in some cases when there are discontinuities in σ_5 (known as Gibbs phenomenorial in a minor issue, and only relevant for the Fourier series, and not other Fourier Transform therefore, going forward we will disregard this "approximation" (σ_5) for "equality" (=).

Representing functions that are periodic on something other than π requires a simple change in variables. Assume a function is periodic on [-L, L] rather than $[-L_R]$.

$$t \equiv \frac{\pi t^0}{L} \tag{4.3}$$

and

$$dt = \frac{\pi dt^0}{I} \tag{4.4}$$

which is a simple linear translation from the old [-in] the desired [-L, L] therval. Solving for t_{π} and substituting t_{π} into Equation 4.1 gives

$$f(t^0) = \frac{a_0}{2} + \sum_{n=1}^{\infty} (a_n \cos(\frac{n\pi t^0}{L}) + k_0 \sin(\frac{n\pi t^0}{L}))$$
 (4.5)

Solving for the a and b coefficients is similar:

$$a_{0} = \frac{1}{L} R_{L} f(t^{0}) dt^{0}$$

$$a_{n} = \frac{1}{L} R_{L} f(t^{0}) \cos \frac{\eta n t^{0}}{L} dt^{0}$$

$$b_{n} = \frac{1}{L} \frac{1}{-L} f(t^{0}) \sin \frac{\eta n t^{0}}{L} dt^{0}$$

$$(4.6)$$

We can use Euler's formulation $e = \cos(nt) + j \sin(nt)$ to give a more concise formulation

$$f(t) = \sum_{n = -\infty}^{\infty} c_n e^{int}. \tag{4.7}$$

In this case, the Fourier coefficients a complex exponential given by

$$c_n = \frac{1}{2\pi} \int_{-\pi}^{Z_n} f(t)e^{-jnt} dt$$
 (4.8)

which assumes that f(t) is a periodic function with a period of 2π , i.e., this equation is equivalent to Equation 4.1.

The Fourier coefficients, d_0 , and G are related as

$$a_{n} = c_{n} + c_{-n} \text{ for } n = 0, 1, 2, \dots$$

$$b_{n} = \frac{i}{b}(c_{n} - c_{-n}) \text{ for } n = 1, 2, \dots$$

$$\frac{i}{b}(c_{n} - ib_{n}) \quad n > 0$$

$$c_{n} = \frac{1}{2}a_{0} \quad n = 0$$

$$\frac{1}{2}(a_{-n} + ib_{-n}) \quad n < 0$$

$$(4.9)$$

Note that the equations for deriving a_n , and c_n introduce the notion of a "negative" frequency. While this physically does not make much senselpematically we can think about as a "negative" rotation on the complex plane. The complex plane in a counterclockwise direction in the complex plane frequency simply means that we are rotating in the opposite (clockwise) direction on the complex plane.

This idea is further illustrated by the relationship of cosine, sine, and the complex exponential. Cosine can be viewed as the real part of the complex exponential and it can also be derived as the sum oftwo complex exponentials – one with a positive frequency and the other with a negative frequency as shown in Equation 4.10.

$$cos(x) = Re\{\dot{e}\} = \frac{e^{ix} + e^{-ix}}{2}$$
 (4.10)

The relationship between sine and the complex expoisesitialar as shown in Equation 4.11. Here we subtract the negative frequency and divide by 2j.

$$\sin(x) = \operatorname{Im}\{i \in \} = \frac{e^{ix} - e^{-jx}}{2i}$$
 (4.11)

Both of these relationships can be visualized as vectors in the complex plane as shown in Figure 4.1. Part a) shows the cosine derivative we add the two complex $\text{vec}^{\frac{1}{2}}$ of these two vectors results in a vector on the real (in-phase merit) against ude of that vector is $2 \cos(x)$ hus, by dividing the sum of these two complex exponentials by 2, get the value $\cos(x)$ as shown in Equation 4. Figure 4.1 b) shows the similar derivation for sine. Here we are adding the complex $\text{vec}^{\frac{1}{2}}$ or $\text{cec}^{\frac{1}{2}}$. The result of this is a vector on the imaginary (quadrature or Q) axis with a magnitude of $2 \sin(x)$ for eye must divide by 2j in order to get $\sin(x)$. Therefore, this validates the relationship as described in Equation 4.11.

4.2 DFT Background

The previous section provided a mathemalocaldation for the Fourier serieshich works on signals that are continuous and periodic Discrete Fourier Transform requires discrete periodic signals. The DFT converts a finite number of equally spaced samples into a finite number of complex sinusoids nother words it converts a sampled function from one domain (most often the time domain) to the frequency domaine frequencies of the complex sinusoids are integer multiples of the fundamental quency which is defined as the frequency related to the sampling period of the input function the most important consequence of the discrete and periodic signal is that it can be represented by a finite set of nuithber; sa digital system can be used to implement the DFT.

The DFT works on input functions that uses both real and complex nuntbetisely, it is easier to first understand how the real DFT works, so we will ignore complex numbers for the time being and start with real signals in order to gain ease into the mathematics a bit.




Figure 4.1A visualization of the relationship between the cosine, sine, and the complex exponential Part a) shows the sum of two complex vecetors and e^{jx} . The result of this summation lands exactly on the readxis with the value 2 $\cos(x)$ art b) shows a similar summation except this time summing the vectors and $-e^{jx}$. This summation lands on the imaginary axis with the value 2 $\sin(x)$.

A quick note on terminology use lower case function variables to denote signals in the time domain. Upper case function variables are signals in the frequency domainse () for continuous functions and G discrete functions from example G is a continuous time domain function and G is its continuous frequency domain represe intraition, G is a discrete function in the time domain and G function transformed into the frequency domain.

To start consider Figure 4. The figure shows on the left a real valued time domain signal g[] with N samples or points running from 0 to N helDFT is performed resulting in the frequency domain signals corresponding to the cosine and sine amplitudes for the various frequencies. can be viewed as a complex number with the cosine amplitudes corresponding to the ereal of the complex number and the sine amplitudes providing the imaginary portion of the complex number. There are N/2 + 1 cosine (real) and N/2 + 1 sine (imaginary) value will call this resulting complex valued frequency domain function where the number of samples in frequency domain (N/2 + 1) is due to the fact that we are considering a real valued time domain signal; a complex valued time domain signal results in a frequency domain signal with N samples.

An N point DFT can be determined through a $N \times N$ matrix multiplied by a vector of size N,




Figure 4.2:A real valued discrete function ig[t] he time domain with N points has a frequency domain representation with N/2 + 1 samplesch of these frequency domain samples has one cosine and one sine amplitude valued these two amplitude values can be represented by a complex number with the cosine amplitude representing the real part and the sine amplitude the imaginary part.

$$G = S \cdot g \text{ where}$$

$$1 \quad 1 \quad 1 \quad \cdots \quad 1$$

$$1 \quad s \quad s^{2} \quad \cdots \quad s^{N-1}$$

$$1 \quad s^{2} \quad s^{4} \quad \cdots \quad s^{2(N-1)}$$

$$1 \quad s^{3} \quad s^{6} \quad \cdots \quad s^{3(N-1)}$$

$$1 \quad s^{N-1} \quad s^{2(N-1)} \quad \cdots \quad s^{(N-1)(N-1)}$$

$$(4.12)$$

and $s = \frac{-j2\pi}{e^N}$. Thus the samples in frequency domain are derived as

$$G[k] = g[n]^{k^n} \text{ for } k = 0, ..., N-1$$
 (4.13)

Figure 4.3 provides a visualization to DFT coefficients for an 8 point DFT operation. He eight frequency domain samples are derived by multiplying the 8 time domain samples with the corresponding rows of the S marks 0 of the S matrix corresponds to the DC component which is proportional to the average of the time domain samples, ying Row 1 of the S matrix with S provides the cosine and sine amplitudes values for when there is one rotation around the unit circle. Since this is an 8 point DFT, this means that each phasor is offset by forming eight 45° rotations does one full rotation around the unit clowle2 is similar except is performs two rotations around the unit circle, i.e., each rotation. IST BIS is a higher frequency S does three rotations S ow 4 four rotations and so of ach of these row times column multiplications gives the appropriate frequency domain sample.

Figure 4.3:The elements of the *S* shown as a complex vectors.

```
#define SIZE 8
typedef int BaseType;

void matrix vector(BaseType M[SIZE][SIZE], BaseType V In[SIZE], BaseType V Out[SIZE]) {
    BaseType i, j;
    data loop:
    for (i= 0; i < SIZE; i++) {
        BaseType sum = 0;
        dot product loop:
        for (j = 0; j < SIZE; j++) {
            sum += V In[j] * M[i][j];
        }
        V_Out[i] = sum;
    }
}</pre>
```


Figure 4.4:Simple code implementing a matrix-vector multiplication.

4.3 Matrix-Vector Multiplication Optimizations

Matrix-vector multiplication is the core computation of a **Dhat** input time domain vector is multiplied by a matrix with fixed special ues. The result is a vector that corresponds to the frequency domain representation of the input time domain signal.

In this section, we look at the hardware implementation of matrix-vector multiplid the ion. break this operation down into its most basic form (see FiguFeis.4) lows us to better focus the discussion on the optimizations rather than deal with all the complexities of using functionally correct DFT codeWe will build a DFT core in the next section.

The code in Figure 4.4 provides an initial point for synthesizing this operation into hardware. We use a custom data type called BaseType this tcurrently mapped as a **float**. This may seem superfluous at the tibut, this will allow us in the future to easily experiment with different number representations for our variablesigned or unsigned fixed point with different precision) The matrix vector function has three arguments two arguments






Figure 4.5:A possible implementation of matrix-vector multiplication from the code in Figure 4.4.

BaseType M[SIZE][SIZE] and BaseType V In[SIZE] are the input matrix and vector to be multiplied. The third argument BaseType V Out[SIZE] is the resultant $\mathbf{B}\mathbf{g}\mathbf{c}\mathbf{s}\mathbf{e}\mathbf{t}\mathbf{t}$ ing $\mathbf{M} = \mathbf{S}$ and \mathbf{V} In to a sampled time domain signal, the V Out will contain the DFT. SIZE is a constant that determines the number of samples in the input signal and correspondingly the size of the DFT.

The algorithm itself is simply a nested **for** lotope inner loop (dot product loop) computes the DFT coefficients starting from 0 and going to SIZEHowever, this relatively simple code has many design choices that can be performed when mapping to hardware.

Whenever you perform HLS, you should think about the architecture that you wish to synthesize. Memory organization is one to fe more important decision the question boils down to where do you store the data from your code? There are a number of options when mapping variables to hardwarthe variable could simply be a set of wires (if its value never needs saved across a cycle), a register, RAM or FIFO. All of these options provide tradeoffs between performance and area.

Another major factor is the amount patrallelism that is available within the cofferely sequentiated has few options for implementation, the other handcode with a significant amount of parallelism has implementation options that range from purely sequentially to fully parallel. These options obviously have different area and perfortive nuclei look at how both memory configurations and parallelism effect the hardware implementation for the matrix-vector implementation of the DFT.

Figure 4.5 shows a sequentatchitecture for matrix-vector multiplication with one multiply and one addition operatdrogic is created to access the V In and M arrays which are stored in BRAMs. Each element of Out is computed and stored into the BRAMhis architecture is essentially what will result from synthesizing the code from Figure 4.4 with no directives. not consume a lot of area, but the task latency and task interval are relatively large.

```
#define SIZE 8
typedef int BaseType;

void matrix vector(BaseType M[SIZE][SIZE], BaseType V In[SIZE], BaseType V Out[SIZE]) {
    BaseType i, j;
    data loop:
    for (i= 0; i < SIZE; i++) {
        BaseType sum = 0;
        V_Out[i] = V In[0] * M[i][0] + V In[1] * M[i][1] + V In[2] * M[i][2] +
        V_In[3] * M[i][3] + V In[4] * M[i][4] + V In[5] * M[i][5] +
        V_In[6] * M[i][6] + V In[7] * M[i][7];
    }
}</pre>
```

Figure 4.6:The matrix-vector multiplication example with a manually unrolled inner loop.

4.4 Pipelining and Parallelism

There is substantial portunity to exploit parallelism in the matrix-multiplication example. start by focusing on the inner loop he expression sum $+=V \ln[j]*M[ii][j]$ xecuted in each iteration of the loop. The variable sumwhich is keeping a running tally to multiplications, is being reused in each iteration and takes on a new v and v in this case, the sum variable has been completely eliminated and replaced with multiple intermediate values in the larger expression.

Loop unrolling is performed automatically by Vivadlos in a pipelined contextoop unrolling can also be requested by using #pragma HLS unroll or the equivalent directive outside of a pipelined context.

It should be clear that the new expression replacing the inner loop has significant amount of parallelismEach one of the multiplications can be performed simultaneously, and the summation can be performed using an adder **Thee** data flow graph of this computation is shown in Figure 4.7.

If we wish to achieve the minimum task latency for the expression resulting from the unrolled inner loop, all eight of the multiplications should be executed in parallessuming that the multiplication has a latency of cycles and addition has a latency of fcycle, then all of the $V_n[j] * M[i][j]$ perations are completed by the third time steps summation of hese eight intermediate results using an adder tree takes log 8 = 3 Hay to the body of data loop now has a latency of 6 cycles for each iteration and requires 8 multipliers and Third behavior is shown in the left side of gure 4.8. Note that the adders could be reused across Cycle 4-6, which would reduce the number of deer to 4. However adders are typically not shared when targeting FPGAs since an adder and a multiplexer require the same amount of FPGA resources (approximately 1 LUT per bit for a 2-input operator).

If we are not willing to use 8 multiplier there is an opportunity to reduce resource usage in exchange for increasing the number yafles to execute the function of example using 4 multipliers would result in a latency of 6 cycles for the multiplication of the eight V In[j] * M[i][j]




Figure 4.7:A data flow graph of the expression resulting from the unrolled inner loop from Figure 4.6.




Figure 4.8:Possible sequential implementations resulting from the unrolled inner loop from Figure 4.6.




Figure 4.9:Possible pipelined implementations resulting from the unrolled inner loop from Figure 4.6.

operations and an overallatency of cycles to finish the body of ata loop. This behavior is shown in the right side of Figure 4. Ou could even use fewer multipliers at the cost of taking more cycles to complete the inner loop.

Looking at Figure 4.8;t is apparent that there are significant periods where the operators are not performing usefubrk, reducing the overafficiency of the desight. would be nice if we could reduce these periods. this case we can observe that each iteration of the loop is, in fact completely independently independent they can be executed concurrently we we unrolled dot product loop, it's also possible to unroll data loop and perform all of the multiplication concurrently. However, this would require a very large amount of FPGA resobettes choice is to enable each iteration of the loop to start as soon as possible, while the previous execution of the loop is still executing his process is called loop pipelining and is achieved in vivido using #pragma HLS pipeline.most cases pipelining reduces the intermal loop to be reduced, but does not affect the latency pipelined behavior of this design is shown in Figure 4.9.

Until now, we have only focused on operator lateh is common for functionalits to be also be pipelined and most functionalits in Vivado HLS are fully pipelined with an interval of one. Even though it might take 3 cycles for a single multiply operation to complete, multiply operation could start every clock cycle on a pipelined multiplier way, a single functional unit may be able to simultaneously execute many multiply operations at the same time For instance, a multiplier with a latency of 3 and an interval of 1 could be simultaneously executing three multiply operations.

By taking advantage of pipelined multiplieescan reduce the latency of the unrolled inner loop without adding additional operators possible implementation using three pipelined multipliers is shown on the left in Figure 41h0this case, the multiplication operations can execute concurrently (because they have no data depender/tiles) the addition operations cannot begin until the first multiplication has completed the figure on the rights pipelined version of this design is shown with an intervable 3, which is similar to the results of the data operations executing concurrently on the same operators, but those operations may come from different iterations of data loop.

At this point you may have observed that pipelining is possible at different levels of hierarchy,




Figure 4.10Possible implementations resulting from the unrolled inner loop from Figure 4.6 using pipelined multipliers.

including the operator levelop leveland function levelFurthermorepipelining at different levels are largely independeMe!can use pipelined operators in a sequential loop, or we can use sequential operators to build a pipelinedItosplso possible to build pipelined implementations of large functions which can be shared in Vivallos just like primitive operators the end, what matters most is how many operators are being instablicated, dividual costand how often they are used.

4.5 Storage Tradeoffs and Array Partitioning

Up until this point, we have assumed that the data in arrays (V In[], M[][], and V Out[] are accessible at anytimeIn practice, however, the placement of the data plays a crucial role in the performance and resource usage most processor systems, the memory architecture is fixed and we can only adapt the program to attempt to best make use of the available memory hierarchy, taking care to minimize register spills and cache misses instanceIn HLS designs, we can also explore and leverage different memory structures and often try to find the memory structure that best matche a particular algorithm Typically large amounts of ata are stored in off-chip memosych as DRAM, flash, or even network-attached store wever, data access times are typically long, on the order of tens to hundreds (or more) of coffeeship storage also relatively large amounts of energy to access, because large amounts of current must flow through through through to the amounts of data that can be stored common pattern is to load data into on-chip memory in a block, where it can then be operated on repeated its similar to the effect of caches in the memory hierarchy of general purpose CPUs.

The primary choices for on-chip storage on in embedded memories (ekgRAMs) or in flip-flops (FFs). These two options have their own trade offp-flop based memories allow for multiple reads at different addresses in a singletclocktook possible to read, modify, and write a Flip-flop based memory in a single clocktook ever, the number of FFs is typically limited to around 100 Kbytes, even in the largest devicesctice, most flip-flop based memories should be much smaller in order to make effective use of other FPGA restances AMs (BRAMs) offer higher capaciton the order Mbytes of storage the cost of limited accessibility example, a single BRAM can store more than 1-4 Kbytes of data, but access to that data is limited to two different addresses each clock Example, BRAMs are required to have a minimum amount

of pipelining (i.e.the read operation must have a latencytdeast one cycle) Therefore the fundamental tradeoff boils down to the required bandwidth versus the capacity.

If throughput is the number one conceint the data would be stored in FFEhis would allow any element to be accessed as many times as it is needed each where cyale the size of arrays grows large, this is not feasibilitie case of matrix-vector multiplication, storing a 1024 by 1024 matrix of 32-bit integers would require about 4 MBytes of mereorysing BRAM, this storage would require about 1024 BRAM blosing each BRAM stores around 4KBytes. On the other hand, using a single large BRAM-based memory means that we can only access two elements at a time obviously prevents higher performance implementations, such as in Figure 4.7, which require accessing multiple array elements each clock cyclet(elements of V In[] along with 8 elements of M[][n]) practice most designs require larger arrays to be strategically divided into smaller BRAM memories process called array partitioning maller arrays (often used for indexing into larger arrays) can be partitioned completely into individual scalar variables and mapped into FFMatching pipelining choices and array partitioning to maximize the efficiency of operator usage and memory usage is an important aspect of design space exploration in HLS.

Vivado HLS will perform some array partitioning automatically, but as array partitioning tends to be rather design-specific it is often necessary to guide the tool for lastbad sults. configuration of array partitioning is available in the configuration project option. dividual arrays can be explicitly partitioned using the array partition the directive array partition completes with each element of an array into its own register ting in a flip-flop based memorys with many other directive-based optimizations are result can also be achieved by rewriting the code mahughneral, it is preferred to use the tool directives since it avoids introducing bugs and keeps the code easy to maintain.

Returning to the matrix-vector multiplication code in Figure 4.4, we can achieve a highly parallel implementation with the addition of only a few directives, as shown in Figure 4.1 Notice that the inner Joop is automatically unrolled by Vivado HLS and hence every use pfs replaced with constants in the implementations design demonstrates the most common use of array partitioning where the array dimensions that are partitioned (in this case, V In[] and the second dimension of M[][]) are indexed with the consta (in this case the loop index j of the unrolled librip) enables an architecture where multiplexers are not required to access the partitioned arrays.

It's also possible to achieve other designs which use fewer multipliers and have lower performance. For instance, in Figure 4.10 these designs use only three multipliers; we need only need to read three elements of matrix M[][] and vector V in[] each clock to partitioning these arrays would result in extra multiplexing as shown in Figure 4. dts. ality the arrays only need to be partitioned into three physical hories Again, this partitioning could be implemented manually by rewriting code or in Viva to using the array partition cyclic directive.

Beginning with an array x containing the values

1 2 3 4 5 6 7 8 9

The directive array partition variable=x factor=2 cyclic on the array would split it into two

```
#define SIZE 8
typedef int BaseType;
void matrix vector(BaseType M[SIZE][SIZE], BaseType V In[SIZE], BaseType V Out[SIZE]) {
   #pragma HLS array partition variable=M dim=2 complete
   #pragma HLS array partition variable=V In complete
   BaseType i, j;
   data loop:
   for (i= 0; i < SIZE; i++) {
       #pragma HLS pipeline II=1
       BaseType sum = 0;
       dot product loop:
      for (j = 0; j < SIZE; j++) {
          sum += V ln[j] * M[i][j];
       V_Out[i] = sum;
   }
}
```

Figure 4.11Matrix-vector multiplication with a particular choice of array partitioning and pipelining.

```
arrays which are

1 3 5 7 9 and 2 4 6 8

Similarly, the directive array partition variable=x factor=2 block would split it into two arrays

1 2 3 4 5 and 6 7 8 9
```

Study the effects of varying pipeline II and array partitioning on the performance and area. Plot the performance in terms of tumber of matrix vector multiply operations per second (throughput) versus the unrolled array partitioning factor Plot the same trend for area (showing LUTs, FFs, DSP blocks, BRAMs) What is the general trend in both cases? Which design would you select? Why?

Alternatively, similar results can be achieved by pipelining and applying partial loop unrolling to the inner dot product lotingure 4.14 shows the result of unrolling the inner loop of the matrix-vector multiplication code by a factor to 2 can see that the loop bounds now increment by 2. Each loop iteration requires 2 elements of matrix M[][] and vector V in[] each iteration and perform two multiplies instead of orlethis case after loop unrolling VivadblLS can implement the operations in both expressions in parallelyresponding to two iterations to riginal loop. Note that without appropriate array partition in performance, as the number of concurrent read operations is limited by the number of ports to




Figure 4.12Matrix-vector multiplication architecture with a particular choice of array partitioning and pipeliningThe pipelining registers have been elided and the behavior is shown at right.




Figure 4.13:Matrix-vector multiplication architectures at II=3 with a particular choices of array partitioning. On the left, the arrays have been partitioned more than necessary, resulting in multiplexers. On the right, the arrays are partitioned with factor the case, multiplexing has been reduced, but the j loop index becomes a part of the address computations.

```
#define SIZE 8
typedef int BaseType;
void matrix vector(BaseType M[SIZE][SIZE], BaseType V In[SIZE], BaseType V Out[SIZE]) {
   #pragma HLS array partition variable=M dim=2 cyclic factor=2
   #pragma HLS array partition variable=V In cyclic factor=2
   BaseType i, j;
   data loop:
   for (i= 0; i < SIZE; i++) {
       BaseType sum = 0;
       dot product loop:
       for (j = 0; j < SIZE; j+=2) {
          #pragma HLS pipeline II=1
          sum += V ln[j] * M[i][j];
          sum += V ln[j+1] * M[i][j+1];
       V_Out[i] = sum;
   }
}
```

Figure 4.14: The inner loop of matrix-vector multiply manually unrolled by a factor of two.

the memory. In this case, we can store the data from the even columns in one BRAM and the data from the odd columns in the other is is due to the fact that the unrolled loop is always performing one even iteration and one odd iteration.

The HLS tool can automatically unrollops using the unroll directive. The directive takes a factor argument which is a positive integer denoting the numberes fthat the loop body should be unrolled.

Manually divide M[][and vector V in[into separate arrays in the same manner as the directive array partition cyclic factor of o you have to modify the code in order to change the access patterns was manually unrothe loop by a factor of wo. How do the performance results vary between the original (no array partitioning and no unrolling), only performing array partitioning array partitioning and loop unrolling? Finally, use the directives to perform array partitioning and loop unrolling do those results compare to your manual results?

In this code, we see that array partitioning often goes hand in hand with our choices of pipelining Array partitioning by a factor of 2 enables an increase in performance by a factor of 2, which can be achieved either by partially unrolling the inner loop by a factor of 2 or by reducing the II of the out loop by a factor of Dicreasing performance requires a corresponding amount of array partitioning. In the case of matrix vector multiplication, this relationship is relatively straightforward since there is only one access to each variable in the innernloop per code, the relationship might be more

complicatedRegardlessthe goal a designer is usually to ensure that the instantiated FPGA resources are used efficienth reasing performance by a factor of 2 should use approximately twice as many resourcesecreasing performance by a factor of 2 should use approximately half as many resources.

Study the effects doop unrolling and array partitioning on the performance and area. Plot the performance in terms of umber of matrix vector multiply operations per second (throughput) versus the unrolled array partitioning factor plot the same trend for area (showing LUTs, FFs, DSP blocks, BRAMs) What is the general trend in both cases? Which design would you select? Why?

4.6 Baseline Implementation

We just discussed some optimizations for matrix-vector multiplibation core computation in performing a DFT. However, there are some additionally intricacies that we must consider to move from the matrix-vector multiplication in the previous section to a functionally complete DFT hardware implementation. We move our focus to the DFT in this section, describe how to optimize it to make it execute most efficiently.

One significant change that is required is that we must be able to handle complex numbers. As noted in Section 4.2 because the elements of the *S* matrix are complex then bets of a real-valued signed almost always a complex-valued signed, also common to perform the DFT of a complex-valued signed, produce a complex-valued resultaditionally, we need to handle fractionally possibly floating point data ther than integers his can increase the cost of the implementation, particularly if floating point operations need to be perfected in, floating point operators, particularly addition, have much larger latency than integers addition. can make it more difficult to achieve II=1 loops cond change is that we'd like to be able to scale our design up to large input vector special paps N=1024 input samples for tunately if we directly use matrix-vector multiplication we must store the entire *S* matrix increase this matrix is the square of the input size, it becomes prohibitive to store for large input be second.

As is typical when creating a hardware implementation using high level synthesis, we start with a straightforward or naive implementation is provides us with a baseline code that we can insure has the correct functionality pically, this code runs in a very sequentimanner; it is not highly optimized and therefore may not meet the desired performance of the algorithm, a necessary step to insure that the designer understand the functionality of the algorithm, serves as starting point for future optimizations.

Figure 4.15 shows a baseline implementation of the TDET uses a doubly nested **for** loop. The inner loop multiplies one row of the S matrix with the input **singular** of reading the S matrix as an input, his code computes an element of S in each each iteration of the inner loop, based on the current loop indic is phasor is converted to Cartesian coordinates (partal and an imaginary part) using the cos() and sin() functions. code then performs a complex multiplication of the phasor with the appropriate sample of the input signal and accumulates the result. After N iterations of this inner loop, one for each column of S, one frequency domain sample is calculated. The outer loop also iterates N times for each row of S a result, the code computes an expression for S times, but computes the cos() and sin() functions and a complex multiply-add N times.

```
#include <math.h>//Required for cos and sin functions
typedef double IN TYPÆ;Data type for the input signal
typedef double TEMP TYPE; // Data type for the temporary variables
#define N 256 // DFT Size
void dft(IN TYPE sample real[N], IN TYPE sample imag[N]) {
   int i, j;
   TEMP_TYPE w;
   TEMP_TYPE c, s;
   // Temporary arrays to hold the intermediate frequency domain results
   TEMP_TYPE temp_real[N];
   TEMP_TYPE temp_imag[N];
   // Calculate each frequency domain sample iteratively
   for (i = 0; i < N; i += 1) {
       temp real[i] = 0;
       temp imag[i] = 0;
       // (2 * pi * i)/N
       W = (2.0 * 3.141592653589 / N) * (TEMP TYPE)i;
       // Calculate the jth frequency sample sequentially
       for (i = 0; i < N; i += 1) {
          // Utilize HLS toolto calculate sine and cosine values
          c = cos(i * w);
          s = sin(j * w);
          // Multiply the current phasor with the appropriate input sample and keep
          // running sum
          temp real[i] += (sample real[j] * c - sample imag[j] * s);
          temp imag[i] += (sample real[j] * s + sample imag[j] * c);
       }
   }
   // Perform an inplace DFT, i.e., copy result into the input arrays
   for (i = 0; i < N; i += 1) {
       sample real[i] = temp real[i];
       sample imag[i] = temp imag[i];
   }
}
```

Figure 4.15Baseline code for the DFT.

This code uses a function ctal calculate cos() and sin() valuteradd HLS is capable of synthesizing these functions using its built-in math librarye are severabssible algorithms [22] for implementing trigonometric functions including CORDIC, covered in Chaptere3, generating precise results for these functions can be explementeere severallossibilities for eliminating these function casin ce the inputs aren't arbitrakle will discuss these tradeoffs in more detail lateA sequential implementation of this code is show in Figure 4.16.

What changes would this code require if you were to use a CORDIC that you designed, for example, from Chapter 3? Would changing the accuracy of the CORDIC core make the DFT hardware resource usage change? How would it effect the performance?

Implement the baseline code for the DFT using Habsking at the reports what is the relative cost of the implementation of the trignometric functions, red to multiplication and addition? Which operations does it make more sense to try to optimize? What performance can be achieved by pipelining the inner loop?

4.7 DFT optimization

The baseline DFT implementation tife previous section uses relatively high precision double datatypesImplementing floating point operations is typically very expensive and requires many pipeline stages, particularly for double preclater an see in Figure 4.16 that this significantly affects the performance of the lawiph pipelining, the affect of these high-latency operations is less critical, since multiple executions of the loop can execute concuments/eption in this code are the temp real[] and temp imag[] variable that the restable are used to accumulate the restable. accumulation is a recurrence and limits the achievable II in this design when pipelining the inner loop. This operator dependence is shown in Figure 4.17.

One possible solution is to reduce the precision of the computation always a valuable technique when it can be applied, ce it reduces the resources required for each operation, memory required to store any valuessd often reduces the latency opportations as well For instance we could use the 32-bit **float** type or the 16-bit half types rather thany deignel processing systems avoid floating point data types entirely and use fixed point datatypes 3.5. commonly used integer and fixed-point precisions, each addition can be completed in a single cycle enabling the loop to be pipelined at II=1.

What happens to the synthesis resulther code in Figure 4.15 ifou change abf the data types from double to f loat? Or from double to half? Or to a fixed point value? How does this change the performance (interval and latency) and the resource usage? Does it change the values of the output frequency domain samples?

A more generasolution to achieve II=1 with floating point accumulations is to process the data in a different orderLooking at Figure 4.17 we see that the recurrence exists (represented by the arrow) because the op is the inner loop of the inner loop were theoop instead then we wouldn't need the result of the accumulation before the next iteratio Westcarts achieve this in the code by interchanging the ordethof two loops. This optimization is often called




Figure 4.16:A high levelarchitecturadiagram of the DFT as specified in the code from Figure 4.15. This is not a comprehensive view of the architecture; is missing components related to updating the loop counterarid j. It is meant to provide an approximate notion of how this architecture will be synthesized. Here we've assumed that floating point operators take 4 clock cycles.




Figure 4.17:Pipelined version of the behavior in Figure 4la6his casethe initiation interval of the loop is limited to 4, since each floating point addition takes 4 clock cycles to complete and the result is required before the next loop iteration begins (the dependence shown hered). dependencies for all iterations are summarized in the diagram on the right.

loop interchange or pipeline-interleaved processing[49] case, it may not be obvious that we can rearrange the loops because of the extra code inside the outpertuin the best of the sum is diagonally symmetric, and hereoedijcan be exchanged in the computation of the result is that we can now achieve an II of 1 for the inner Topeptradeoff is additional storage for the temp read temp imag arrays to store the intermediate values until they are needed again.

Reorder the loops of the code in Figure 4.15 and show that you can pipeline the inner loop with an II of 1.

$$S^0 = S[1][\cdot] = (1s \quad s^2 \quad \cdots \quad s^{N-1})$$
 (4.14)

Derive a formula for the access pattern for the 1D $\frac{1}{2}$ and column element j corresponding to the arrays. In some down index into the 1D S array to access element S(i,j) from the 2D S array.

To increase performance further we can apply techniques that are very similar to the matrix-vector multiply. Previously, we observed that increasing performance at fix-vector multiply required partitioning the M[][] art fortunately, representing the S matrix using the shifts that there is no longer an effective way to partitioning rease the amount of data that we can read on each clock every odd row and column of includes every elements of As a result, there is no way to partition the values because were able to do with the only way to increase the number of read ports from the memory that sticks seplicate the storage artunately, unlike with a memory that must be read and written, it is relatively easy to replicate the storage for an array that is only read. fact, Vivado HLS will perform this optimization automatically when instantiates a Read-only Memory (ROM) for an array which is initialized and then never modified. One advantage of this capability is that we can simply move the sin() and cos() calls into an array initialization most cases this code is at the beginning of a function and only initializes the array hen Vivado HLS is able to optimize away the trigonometric computation entirely and compute the contents of the ROM automatically.

Devise an architecture that utilizes—The 1D version of the S matrix. How does this affect the required storage space? Does this change the logic utilization compared to an implementation using the 2D S matrix?

In order to effectively optimize the designe must consider every part the code. The performance can only as good as the "weakest link" meaning that is a bottleneck the performance witake a significant hill he current version of the DFT function performs an inplace operation on the input and output data, it stores the results in the same array as the input data. The input array arguments sample and sample imag effectively act as a memory port. That is, you can think of hese arguments arrays as stored in the same memory location. Thus, we can only grab one piece of data from each of these arrays on any givenix yake. create a bottleneck in terms of parallelizing the multiplication and summation operations within the function. This also explains the reason why we must store all of the output results in a temporary array, and then copy all those results into the "sample" arrays at the end of the full we ion. would not have to do this if we did not perform an in-place operation.

Modify the DFT function interface so that the input and outputs are stored in separate arrays. How does this effect the optimizations that you can perform? How does it change the performance? What about the area results?

4.8 Conclusion

In this chapter, we looked at the hardware implementation and optimization of the Discrete Fourie Transform (DFT). The DFT is a fundamentabperation in digital ignal processing It takes a signal sampled in the time domain and converts it into the frequency dentation. Deginning of this chapter, we describe the mathematical ckground for the DFT. This is important for understanding the optimizations done in the next chapter (FFT) remainder of the chapter was focused on specifying and optimizing the DFT for an efficient implementation on an FPGA.

At its core, the DFT performs a matrix-vector multiplication hus, we spend some time initially to describe instruction leveltimizations on a simplified code performing matrix-vector

multiplicationThese instruction level optimizations are done by the HL\$Vtoose this as an opportunity to shed some light into the process that the HL\$perfoliums in the hopes that it will provide some better intuition about the results the tool outputs.

After that, we provide an functionally correct implementation for the DFT. We discuss a number of optimizations that can be done to improve the performalmcparticular, we focus on the problem of dividing the coefficient array into different memories in order to increase the throughput Array partitioning optimization are often key to achieving the highest performing architectures.

Chapter 5

Fast Fourier Transform

Performing the Discrete Fourier Transform (DFT) directly using matrix-vector multiply requires $O(n^2)$ multiply and add operations, for an input signal with n satripleossible to reduce the complexity by exploiting the structure free constant coefficients in the matrix S matrix encodes the coefficients be DFT; each row of this matrix corresponds to a fixed number of rotations around the complex unit circle (please refer to Chapter 4.2 for more detailed information These values have a significant amount of that can be exploited to reduce the complexity of the algorithm.

The 'Big O' notation used here describes the geometral of complexity of an algorithm based on the size of the input dates: a complete description of Big O notation and its use in analyzing algorithms, see [17].

The Fast Fourier Transform (FFT) uses a divide-and-conquer approach based on the symmetry of the S matrix. The FFT was made popular by the Cooley-Tukey algorithm [16], which requires $O(n \log n)$ operations to compute the same function as the Tois Tcan provide a substantial speedup, especially when performing the Fourier transform on large signals.

The divide-and-conquer approach to computing the DFT was initially developed by Karl Friedrich Gauss in the early 19th cerltonyever, since Gauss' work on this was not published during his lifetime and only appeared in a collected works after his death, it was relegated to obscurity. Heideman et al. [32] provide a nice background on the history of the FFT.

The focus of this chapter is to provide the reader with a good understanding of FFT algorithm since that is an important part of creating an optimized hardward wardens of the six giving a mathematical treatment of the FFT. This discussion focuses on small FFT sizes to give some basic intuition on the core ideas.

5.1 Background

The FFT brings about a reduction in complexity by taking advantage of symmetries in the DFT calculation better understand how to do this, let us look at DFT with a small number of points,

starting with the 2 point DFT. Recall that the DFT performs a matrix vector multiplication, i.e., $G[] = S[][] \cdot g[]$, where g[] is the input data, G[] is the frequency domain output data, and S[][] are the DFT coefficientsWe follow the same notation for the coefficient matrixthe input and output vectors as described in Chapter 4.2.

For a 2 point DFT, the values of S are:

$$S = \frac{W_2^{00} \quad W_2^{01}}{W_2^{10} \quad W_2^{11}} \tag{5.1}$$

Here we use the notation $W=\hat{\mathcal{E}}^\pi$. The superscript on W denotes values that are added to the numerator and the subscript on the W indicates those values added in the denominator of the complex exponentia br example, $\hat{W}=e^{\frac{-j2\pi\cdot 2\cdot 3}{4}}$. This is similar to the s value used in the DFT discussion (Chapter 4.2) where $s^{\frac{-j2\pi}{4}}$ e The relationship between s and W is s \mathcal{F} . W

The $e^{-j2\pi}$ or W terms are often called *twiddle fac*Thris. term has its origin in the 1966 paper by Gentleman and Sande [27].

$$\frac{G[0]}{G[1]} = \begin{array}{ccc} W_2^{00} & W_2^{01} & g[0] \\ W_2^{10} & W_2^{11} & g[1] \end{array}$$
(5.2)

Expanding the two equations for a 2 point DFT gives us:

$$G[0] = g[0] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 0}{2}} + g[1] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 1}{2}}$$

= $g[0] + g[1]$ (5.3)

due to the fact that since = 1. The second frequency term

$$G[1] = g[0] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 0}{2}} + g[1] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 1}{2}}$$

= $g[0] - g[1]$ (5.4)

since
$$e^{\frac{-j2\pi\cdot 1\cdot 1}{2}} = e^{-j\pi} = -1$$
.

Figure 5.1 provides two different representations for this compression is the data flow graph for the 2 point DFT.It is the familiar view that we have used to represent computation throughout this bookPart b) shows a butterfly structure for the same computations is a typically structure used in digital signal processing, in particular, to represent the computations in an FFT.

The butterfly structure is a more compact representation that is useful to represent large data flow graphsWhen two lines come together this indicates an addition op Aratilarbel on the line itself indicates a multiplication of that label by the value on that labels in this figure. The '-' sign on the bottom horizontal line indicates that this value should be negated. This followed by the addition denoted by the two lines intersecting is the same as Bub traction. second labels W_2^0 . While this is a multiplication is unnecessary ($\sin^2 e W$ this means it is multiplying by the value '1'), we show it here since it is a common structure that appears in higher point FFTs.

Now let us consider a slightly larger DFT – a 4 point DFT, i.e., one that has 4 inputs, 4 outputs, and a $4 \times 4 S$ matrix he values of S for a 4 point DFT are:

$$S = \begin{bmatrix} W_4^{00} & W_4^{01} & W_4^{02} & W_4^{03} \\ W_4^{10} & W_4^{11} & W_4^{12} & W_4^{13} \\ W_4^{20} & W_4^{21} & W_4^{22} & W_4^{23} \\ W_4^{30} & W_4^{31} & W_4^{32} & W_4^{33} \end{bmatrix}$$
(5.5)




Figure 5.1:Part a) is a data flow graph for a 2 point DFT/FFT. Part b) shows the same computation, but viewed as a butterfly struct the is a common representation for the computation of an FFT in the digital signal processing domain.

And the DFT equation to compute the frequency output terms are:

Now we write out the equations for each of the frequency domain values in G[]Tonee-by-one. equation for G[0] is:

$$G[0] = g[0] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 0}{4}} + g[1] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 1}{4}} + g[2] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 2}{4}} + g[3] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 3}{4}}$$

$$= g[0] + g[1] + g[2] + g[3]$$
(5.7)

since e = 1.

The equation for G[1] is:

$$G[1] = g[0] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 0}{4}} + g[1] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 1}{4}} + g[2] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 2}{4}} + g[3] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 3}{4}}$$

$$= g[0] + g[1] \cdot e^{\frac{-j2\pi}{4}} + g[2] \cdot e^{\frac{-j4\pi}{4}} + g[3] \cdot e^{\frac{-j6\pi}{4}}$$

$$= g[0] + g[1] \cdot e^{\frac{-j2\pi}{4}} + g[2] \cdot e^{\pi} + g[3] \cdot e^{\frac{-j2\pi}{4}}$$

$$= g[0] + g[1] \cdot e^{\frac{-j2\pi}{4}} - g[2] - g[3]^{\frac{-j2\pi}{4}}$$

$$(5.8)$$

The reductions were done based upon the fact that e-1.

The equation for G[2] is:

$$G[2] = g[0] \cdot e^{\frac{-j2\pi \cdot 2 \cdot 0}{4}} + g[1] \cdot e^{\frac{-j2\pi \cdot 2 \cdot 1}{4}} + g[2] \cdot e^{\frac{-j2\pi \cdot 2 \cdot 2}{4}} + g[3] \cdot e^{\frac{-j2\pi \cdot 2 \cdot 3}{4}}$$

$$= g[0] + g[1] \cdot e^{\frac{-j4\pi}{4}} + g[2] \cdot e^{\frac{-j8\pi}{4}} + g[3] \cdot e^{\frac{-j12\pi}{4}}$$

$$= g[0] - g[1] + g[2] - g[3]$$
(5.9)

The reductions were done by simplifications based upon retigions. = 1 and $\frac{-12j\pi}{e^4} = -1$ since in both cases use the fact that $e^{i\theta}$ is equal to 1In other words, any complex exponential with a rotation by 2π is equal.

Finally, the equation for G[3] is:

$$G[3] = g[0] \cdot e^{\frac{-j2\pi \cdot 3 \cdot 0}{4}} + g[1] \cdot e^{\frac{-j2\pi \cdot 3 \cdot 1}{4}} + g[2] \cdot e^{\frac{-j2\pi \cdot 3 \cdot 2}{4}} + g[3] \cdot e^{\frac{-j2\pi \cdot 3 \cdot 3}{4}}$$

$$= g[0] + g[1] \cdot e^{\frac{-j6\pi}{4}} + g[2] \cdot e^{\frac{-j12\pi}{4}} + g[3] \cdot e^{\frac{-j18\pi}{4}}$$

$$= g[0] + g[1] \cdot e^{\frac{-j6\pi}{4}} - g[2] + g[3] \cdot e^{\frac{-j6\pi}{4}}$$

$$= g[0] + g[1] \cdot e^{\frac{-j6\pi}{4}} - g[2] - g[3] \cdot e^{\frac{-j6\pi}{4}}$$

$$= g[0] + g[1] \cdot e^{\frac{-j6\pi}{4}} - g[2] - g[3] \cdot e^{\frac{-j6\pi}{4}}$$

$$= g[0] + g[1] \cdot e^{\frac{-j6\pi}{4}} - g[2] - g[3] \cdot e^{\frac{-j6\pi}{4}}$$

$$= g[0] + g[1] \cdot e^{\frac{-j6\pi}{4}} - g[2] - g[3] \cdot e^{\frac{-j6\pi}{4}}$$

Most of the reductions that we have not seen yet deal with the translates rout as $e^{-j18\pi}$. It is reduced to $e^{-j10\pi}$ since these are equivalent based upon a 2π rotation, or, equivalently, $e^{-j8\pi}$ and the second term $e^{-j8\pi}$ = 1. Finally, a rotation of π which is equal to $e^{-j6\pi}$. Another way of viewing this $e^{-j4\pi}$ and $e^{-j4\pi}$ and $e^{-j4\pi}$ = $e^{-j4\pi}$ and $e^{-j4\pi}$ and $e^{-j4\pi}$ are the following equations.

With a bit of reordering, we can view these four equations as:

$$G[0] = (g[0] + g[2]) + \frac{-j2\pi^0}{e^4} (g[1] + g[3])$$

$$G[1] = (g[0] - g[2]) + \frac{-j2\pi^1}{e^4} (g[1] - g[3])$$

$$G[2] = (g[0] + g[2]) + \frac{-j2\pi^2}{e^4} (g[1] + g[3])$$

$$G[3] = (g[0] - g[2]) + \frac{-j2\pi^3}{e^4} (g[1] - g[3])$$
(5.11)

Severablifferent symmetries are starting to emerical, the input data can be partitioned into even and odd elements, i.e., similar operations are done on the elements g[0] and g[2], and to same is true for the odd elements g[0]g[3]. Furthermore we can see that there are addition and subtraction symmetries on these even and odd elements he calculations of the output frequencies G[a] of G[2], the even and odd elements are summed togethereven and odd input elements are subtracted when calculating the frequencies G[a]. Finally, the odd elements in every frequency term are multiplied by a constant complex exp(a) eviter exp(a) denotes the index for the frequency output, i.e., G[i].

Looking at the terms in the parenthesees see that they are 2 point FFT. For example, consider the terms corresponding to the even input value g[0] If we perform a 2 point FFT on these even terms, the lower frequency (DC value) is g[0] + g[2] (see Equation 5.3), and the higher frequency is calculated as g[0] - g[2] (see Equation 5.3) is true for the odd input values g[1] and g[3].

We perform one more transformation on these equations.

$$G[0] = (g[0] + g[2]) + \frac{-j2\pi^{0}}{e^{4}} (g[1] + g[3])$$

$$G[1] = (g[0] - g[2]) + \frac{-j2\pi^{0}}{e^{4}} (g[1] - g[3])$$

$$G[2] = (g[0] + g[2]) - \frac{-j2\pi^{0}}{e^{4}} (g[1] + g[3])$$

$$G[3] = (g[0] - g[2]) - \frac{-j2\pi^{0}}{e^{4}} (g[1] - g[3])$$
(5.12)

The twiddle factors in the last two equations are modified $\overline{\text{from}} \in -e^{\frac{-j2\pi 0}{4}}$ and $e^{\frac{-j2\pi 3}{4}} = -e^{\frac{-j2\pi 1}{4}}$. This allows for a reduction in the complexity of the multiplications since we can share multiplications across two terms.

Figure 5.2 shows the butterfly diagram for the four point FFT. We can see that the first stage is two 2 point FFT operations performed on the even (top butterfly) and odd (bottom butterfly) input valuesThe output of the odd 2 point FFTs are multiplied by the appropriate twiddle factor. We can use two twiddle factors for all four output terms by using the reduction shown in Equation 5.12.




Figure 5.2:A four point FFT divided into two stagestage 1 has uses two 2 point FFTs – one 2 point FFT for the even input values and the other 2 point FFT for the odd input States 2 performs the remaining operations to complete the FFT computation as detailed in Equation 5.12.

We are seeing the beginningtofend that allows the a reduction in complexity $from^2 \mathcal{D}(n)$ operations for the DFT to $O(n \log n)$ operations for the FFT. The key idea is building the computation through recursion 4 point FFT uses two 2 point FFTs. This extends to larger FFT sizes. For example an 8 point FFT uses two 4 point FFTs, which in turn each use two 2 point FFTs (for a total of four 2 point FFTs) An 16 point FFT uses two 8 point FFTs, and so on.

How many 2 point FFTs are used in a 32 point FFT? How many are there in a 64 point FFT? How many 4 point FFTs are required for a 64 point FFT? How about a 128 point FFT? What is the general formula for 2 point, 4 point, and 8 point FFTs in an N point FFT (where N > 8)?

Now let us formally derive the relations \mathbf{M} in \mathbf{D} , to describe the recursive structure of the FFTAssume that we are calculating an \mathbf{N} point FFTAssume that calculating the frequency domain values $\mathbf{G}[]$ given the input values $\mathbf{g}[]$ is:

$$G[k] = \int_{n=0}^{N-1} g[n] \cdot \frac{-j2\pi kn}{e^{N}} \text{ for } k = 0, \dots, N-1$$
 (5.13)

We can divide this equation into two parts, that sums the even components and one that sums the odd components.

$$G[k] = \int_{n=0}^{N} g[2n] \cdot \frac{e^{-j2\pi k(2n)}}{e^{-N}} + \int_{n=0}^{N} g[2n+1] \cdot \frac{e^{-j2\pi k(2n+1)}}{e^{-N}}$$
(5.14)

The first part of this equation deals with the even in parts the 2n terms in both g[n]d in the exponent of the second part corresponds to the odd inputs with 2n + 1 in both spaces. note that the sums now go to N/2 - 1 in both cases which should make sense since we have divide them into two halves.

We transform Equation 5.14 to the following:

$$G[k] = \int_{n=0}^{N/2-1} g[2n] \cdot \frac{e^{-j2\pi kn}}{e^{N/2}} + \int_{n=0}^{N/2-1} g[2n+1] \cdot \frac{e^{-j2\pi k(2n)}}{e^{N}} \cdot e^{-j2\pi k}$$
(5.15)

In the first summation (even inputs) simply move the 2 into the denominator so that it is now N/2. The second summation (odd inputs) uses the power rule to separate the +1 leaving two complex exponentially can further modify this equation to

$$G[k] = \int_{n=0}^{N/2-1} g[2n] \cdot \frac{e^{-j2\pi kn}}{e^{N/2}} + e^{-j2\pi k} \cdot \int_{n=0}^{N/2-1} g[2n+1] \cdot e^{-j2\pi kn}$$

$$(5.16)$$

Here we only modify the second summ**a**tishwe pull one of the complex exponentials outside of the summation since it does not depend up**A**mdnwe also move the 2 into the denominator as we did before in the first summatiNorte that both summations now have the same complex exponential $\frac{-j2\pi kn}{e^{N/2}}$. Finally, we simplify this to

$$G[k] = A_k + W_N^k B_k \tag{5.17}$$

where A_k and B_k are the first and second summations pectively. And recall that $W = e^{-j2\pi}$. This completely describes an N point FFT by separating even and odd terms into two summations.

For reasons that will become clear soon, let us assume that we only want to use Equation 5.17 to calculate the first N/2 terms, G[0] through G[N/2 - 1] and we will derive the remaining N/2 terms, i.e., those from G[N/2] of G[N-1] using a different equation hile this may seem counterintuitive or even foolish (why do more math than necessally M) lese that this will allow us to take advantage of even more symmetry, and derive a pattern as we have seen in the 4 point FFT.

In order to calculate the higher frequencies G[N/2] to G[N-1], let us derive the same equation but this time using $k=N/2,\,N/2+1,\,\ldots,\,N/2$ Thus, we wish to calculate

$$G[k + N/2] = \int_{n=0}^{N-1} g[n] \cdot \frac{e^{-j2\pi(k+N/2)n}}{e^{-N}} \text{ for } k = 0, \dots, N/2 - 1$$
 (5.18)

This is similar to Equation 5.13 with different indiæswe replace k from Equation 5.13 with k + N/2. Using the same set of transformations that we did previously move directly to the equivalent to Equation 5.16, but replacing all instances of k with k + N/2 which yields

$$G[k + N/2] = \int_{n=0}^{N/2-1} g[2n] \cdot \frac{g[2n] \cdot e^{-j2\pi(k+N/2)n}}{e^{-N/2}} + e^{-j2\pi(k+N/2)} \cdot \int_{n=0}^{N/2-1} g[2n+1] \cdot \frac{g[2n] \cdot e^{-j2\pi(k+N/2)n}}{e^{-N/2}}$$
(5.19)

We can reduce the complex exponential in the summations as follows:

$$e^{\frac{-j2\pi(k+N/2)n}{N/2}} = e^{\frac{-j2\pi kn}{N/2}} \cdot e^{\frac{-j2\pi(N/2)n}{N/2}} = e^{\frac{-j2\pi kn}{N/2}} \cdot e^{-j2\pi n} = e^{\frac{-j2\pi kn}{N/2}} \cdot 1$$
 (5.20)

The first reduction uses the power rule to split the exponential econd reduction cancels the term N/2 in the second exponential fine final reduction uses that fact that n is a non-negative integer, and thus $e^{-je^{\pi n}}$ will always be a rotation of multiple of $e^{\pi n}$ means that this term is always equal to 1.

Now let us tackle the second complex exponential

$$e^{\frac{-j2\pi(k+N/2)}{N}} = e^{\frac{-j2\pi k}{N}} \cdot e^{\frac{-j2\pi N/2}{N}} = e^{\frac{-j2\pi k}{N}} \cdot e^{-j\pi} = -e^{\frac{-j2\pi k}{N}}$$
(5.21)

The first reduction splits the exponential the power rule. The second reduction does some simplifications on the second expone when the final term by realizing that $\epsilon = -1$.




Figure 5.3:Building an N point FFT from two N/2 point FFTs. The upper N/2 point FFT is performed on the even inputs; the lower N/2 FFT uses the odd inputs.

By substituting Equations 5.20 and 5.21 into Equation 5.19, we get

$$G[k+N/2] = \int_{n=0}^{N/2-1} g[2n] \cdot \frac{e^{-j2\pi kn}}{e^{N/2}} - e^{-j2\pi k} \cdot \int_{n=0}^{N/2-1} g[2n+1] \cdot \frac{e^{-j2\pi kn}}{e^{N/2}}$$
(5.22)

Note the similarity to Equation 5.110c can put it in terms of Equation 5.17 as

$$G[k + N/2] = A - W_N^k B_k (5.23)$$

We can use Equations 5.17 and 5.23 to create an N point FFT from two N/2 point FFTs. Remember that Acorresponds to the even input values B_k is a function of the odd input values Equation 5.17 covers the first N/2 terms, and Equation 5.23 corresponds to the higher N/2 frequencies.

Figure 5.3 shows an N point FFT derived from two N/2 point FFTA $_k$ corresponds to the top N/2 FFT, and B_k is the bottom N/2 FFT. The output terms $G[\mathfrak{A}]$ frough G[N/2-1] are multiplied by W while the output terms G[N/2] through G[N-1] are multiplied by W while the output terms W while the input W while the output terms W while the input W while the output terms W

We can use the general formula for creating the FFT that was just derived to recursively create the N/2 point FFT. That is, each of the N/2 point FFTs can be implemented using two N/4 point FFTs. And each N/4 point FFT uses two N/8 point FFTs, and so on until we reach the base case, a 2 point FFT.

Figure 5.4 shows an 8 point FFT and highlights this recursive strudtherboxes with the dotted lines indicate different sizes of FFT. The outermost box indicates an 8 point FFT. This is composed by two 4 point FFTE ach of these 4 point FFTs have two 2 point FFTs for a total of four 2 point FFTs.




Figure 5.4:An 8 point FFT built recursively. There are two 4 point FFTs, which each use two 2 point FFTs. The inputs must be reordered to even and odd elements $t\overline{Whie}$ results in reordering based upon the bit reversal of the indices.

Also note that the inputs must be reordered before they are feed into the 8 point FFT. This is due to the fact that the different N/2 point FFTs take even and odd inputs pper four inputs correspond to even inputs and the lower four inputs have odd inputs once we have the even set $\{g[0], g[2], g[4], g[6]\}$ a the odd set $\{g[1], g[3], g[5], \text{MpW}\}$ let us reorder the even set once a draithe even set g[0] and g[4] are the even elements, and g[2] and g[6] are the odd the even set $\{g[0], g[4], g[2], \text{MpW}\}$ ame can be done for the initial odd set yielding the reordered set $\{g[1], g[5], g[3], g[7]\}$.

The final reordering is done by swapping values whose indices are in bit reverted order. 5.1 shows the indices and their three bit binary values able shows the eight indices for the 8 point FFT, and the corresponding binary value for each of those indices in the second column. The third column is the bit reversed binary value of the second column is the decimal number corresponding the reversed binary number.

Table 5.1: The index, three bit binary value for that indexit reversed binary value for the resulting bit reversed index.

Index	Binary	Reversed	Reversed
		Binary	Index
0	000	000	0
1	001	100	4
2	010	010	2
3	011	110	6
4	100	001	1
5	101	101	5
6	110	011	3
7	111	111	7

Looking at the first row, the initial index 0, has a binary value of 00, which when reversed remains 000. Thus this index does not need to be swapped ing at Figure 5.4 we see that this is true. g[0] remains in the same location the second row, the index 1 has a binary value 001. When reversed this is 100 or thus, the data that initially started at indexi. g[1] should end up in the fourth location dooking at index 4, we see the bit reversed value g[1] and g[4] are swapped.

This bit reversal process works regardless of the input size of the FFT, assuming that the FFT is a power oftwo. FFT are commonly a power oftwo since this allows them to be recursively implemented.

In an 32 point FFT, index 1 is swapped with which index which index is index 2 is swapped with?

This completes our mathematical treatment of the FFT. There are plenty of more details about the FFT, and how to optimizeYou may think that we spent too much time already discussing the finer details of the FFT; this is a book on parallel programming for FPGAs and not on digital signal processingThis highlights an important part of creating an optimum hardware implementation – the designer must have a good understanding of the algorithm under deWelthoonetobat,

it is difficult to create a good implementat one next section deals with how to create a good FFT implementation.

5.2 Baseline Implementation

In the remainder of this chapter, we discuss different methods to implement the Cooley-Tukey FFT [16]algorithm using the VivaddLS tool. This is the same algorithm that we described in the previous section we start with a common version of the code, and then describe how to restructure it to achieve a better hardware design.

When performed sequentially $O(n \log n)$ operations in the FFT require $O(n \log n)$ time steps. Typically, a parallel implementation will perform some portion of the FFT in parallel. common way of parallelizing the FFT is to organize the computation into $\log n$ stalges, n in Figure 5.8. The operations in each stage are dependent on the operations of the previous stage, naturally leading to a pipelining across the tasks. An architecture allows $\log n$ FFTs to be computed simultaneously with a task interestationally the architecture of the stage. We discuss task pipelining using the **dataflow** directive in Section 5.4.

Each stage in the FFT also contains significant parallesismoe each butterfly computation is independent of their butterfly computations in the same stange he limit, performing n/2 butterfly computations every clock cycle with a Task Interval allow the entire stage to be computed with a Task Interval 1. When combined with a dataflow architectual, of the parallelism in the FFT algorithm can be exploited to the exploited to the parallelism in the FFT algorithm can be exploited to except for very snsal linear, since an entire new block of IZE samples must be provided every clock cycle to keep the pipeline fully utilized. For instancea 1024-point FFT of complex 32-bit floating point values ing at 250 MHz would require 1024 points*(8 bytes/point)*250*21*1 Terabyte/second of data into the FPGA. In practice, a designer must match the computation architecture to the data rate required in a system.

Assuming a clock rate of 250 MHz and one sample received every clock cycle, approximately how many butterfly computations must be implemented to process every sample with a 1024-point FFT? What about for a 16384-point FFT?

In the remainder of his section we describe the optimization of FFT with the function prototype **void** fft(DTYPE X R[SIZE], DTYPE X I[SIZE]) where DTYPE is a user customizable data type for the representation of the input data may be **intfloat**, or a fixed point typeFor example, **#define** DTYPE **int** defines DTYPE as a **Noticet** that we choose to implement the real and imaginary parts of the complex numbers in two separate later Xys. array holds the real input values, and the X I array holds the imaginary value in separate real and imaginary parts.

There is one change in the FFT implementation that we describe in this blectionse perform an FFT on complex number. The previous section uses only realmbers. While this may seem like a major change, the core ideas stay the same. differences are that the data has two values (corresponding to the real and imaginary part of the complex number), and the operations (add, multiply, etc.) are complex operations.

This function prototype forces an in-place implement abiath is, the output data is stored in the same array as the input data is eliminates the need for additional arrays for the output data, which reduces the amount refemory that is required for the implementation wever, this may limit the performance due to the fact that we must read the input data and write the output data to the same arraysing separate arrays for the output data is reasonable if it can increase the performance is always a tradeoff between resource usage and performance; the same is true her he best implementation depends upon the application requirements (e.g., high throughput, low power, size of FPGA, size of the FFT, etc.).

We start with code for an FFT that would be typidal a software implementationigure 5.5 shows a nested three for loop structure outer for loop, labeled stage loop implements one stage of the FFT during each iterationere are log(N) stages where N is the number of input samples are clearly labeled in Figure 5.4; this 8 point FFT₂(Na): #03 stage ou can see that each stage performs the same amount of computation, or the same number of butter operations in the 8 point FFT, each stage has four butterfly operations.

For an *N* point FFT, how many butterfly operations are there in each stage? How total butterfly operations are there for the entire FFT?

The second **for** loopabeled butterfly looperforms allof the butterfly operations for the current stagebutterfly loop has another nested **for** loop, labeled **Edic hottp**ration of dft loop performs one butterfly operat Remember that we are dealing with complex numbers and must perform complex additions and multiplications.

The first line in dft loop determines the offset of the butterfly that the "width" of the butterfly operations changes depending upon the stage at Figure 5.4Stage 1 performs butterfly operations on adjacent elements, Stage 2 performs butterfly operations on elements with index differing by two, and Stage 3 performs butterfly operations on elements with index differing by four. This difference is computed and stored in the variable Notice that this offset, stored in the variable number, is different in every stage.

The remaining operations in_dft loop perform multiplication by the twiddle factor and an addition or subtraction operation. The variables temp R and tempold the realand imaginary portions of the data after multiplication by the twiddle factor. We variables c and s are the real and imaginary parts of W, which is calculated using the sin() and cos() builtin. We enctions could also use the CORDIC, such as the one developed in Chapter 3, to have more control over the implementation. I widdle factors are also commonly precomputed and stored in on-chip memory for moderate array sizeastly, elements of the X R[] and X I[] arrays are updated with the result of the butterfly computation.

dft_loop and butterfly loop each execute a different number of times depending upon the stage However the total number of times that the body_of dft loop is executed in one stage is constant. The number of iterations for the butterfly **for** loop depends upon the number of unique *W* twiddle factors in that stag&eferring again to Figure 5.4, we can see that Stage 1 uses only one twiddle factor, in this case *W*. Stage 2 uses two unique twiddle factors and Stage 3 uses four different *W* values. Thus, butterfly loop has only one iteration in Stage and four iterations in stage Similarly, the number of iterations of dft loop changesates four times for an 8 point FFT in Stage 1 two times in Stage and only one time in stage Blowever in every stage, the body of dft loop is executed the same number of times in total, executing a total of four butterfly operations for each stage an 8 point FFT.

```
void fft(DTYPE X R[SIZE], DTYPE_X I[SIZE]) {
 DTYPE temp R; // temporary storage complex variable
 DTYPE temp I; // temporary storage complex variable
 int i, j, k; // loop indexes
 int ilower; // Index of lower point in butterfly
 int step, stage, DFTpts;
 int numBF; // Butterfly Width
 int N2 = SIZE2; // N2=N>>1
 bit_reverse(X R,_X I);
 step = N2;
 DTYPE a, e, c, s;
stage loop:
 for (stage = 1; stage <= M; stage++) { // Do M stages of butterflies
   DFTpts = 1 << \text{stage}; // DFT = 2^stage = points in sub DFT
   numBF = DFTpts / 2;
                            // Butterfly WIDTHS in sub-DFT
   k = 0:
   e = -6.283185307178 / DFTpts;
   a = 0.0;
 // Perform butterflies for j-th stage
 butterfly loop:
   for (j = 0; j < numBF; j++) {
    c = cos(a);
    s = sin(a);
    a = a + e;
  // Compute butterflies that use same W**k
   dft_loop:
    for (i= j; i < SIZE; i+= DFTpts) {
      i_lower = i+ numBF; // index of lower point in butterfly
      temp R = X R[lower] * c -X_l[pwer] * s;
      temp I = X I[lower] * c +_X R[pwer] * s;
     X_R[ilower] = X R[i] - temp R;
     X_I[Llower] = X_I[i] - temp_I;
      X_R[i] = X R[i] + temp R;
      X_I[i] = X_I[i] + temp_I;
    k += step;
  step = step / 2;
```

Figure 5.5:A common implementation for the FFT using three nested **forVlbi**testhis may work well running as software on a processor, it is far from optimal for a hardware implementation

Vivado HLS performs significant static analysis on each synthesized functioning computing bounds on the number of times each loop can bixe information comes from many sources cluding variable bitwidth anges and assert() functions in the cold hen combined with the loop II, Vivado Can compute bounds on the latency or interval of the FFT function. In some cases (usually when loop bounds are variable or contain conditional constructs) the tool is unable to compute the latency or interval the code and returns ''?'. When synthesizing the code in Figure Figado HLS may not be able to determine the number of times that butterfly loop and dft loop iterate because these loops have variable bounds.

The tripcount directive enables the user to specify to the Wilsatool more information about the number of times a loop is executed which can be used by the tool to performance of the designtakes three optional guments mimax, and averagen this code, we could add a directive to_dft lobp. applying this directive to vivado HLS tool can calculate bounds on the latency and interval value for the loop and the own design. that since the Vivado HLS tool uses the numbers that you provide out incorrect tripcount then the reported task latency and task interval will be incorrect parbage in, garbage out.

What is the appropriate way to use the trip count directive for the FFT in Figure 5.5? Should you set the maxnin, and/or average arguments ould you need to modify the tripcount arguments if the size of the FFT changes?

5.3 Bit Reversal

We have not talked about the bit reverse funditions swaps the input data values so that we can perform an in-place FFT. This means that the inputs values are mixed, and the result is that the output data is in the correct or we discuss that function in some detail now.

Figure 5.6 shows one possible implementation of the bit reverse fundtwodes the code into two functions. The first is the bit reversal function (bit reverse) hich reorders data in the given arrays so that each data is in located at a different index in the amountains function calls another function everse bits which takes an input integer and returns the bit reversed value of that input.

Let us start with a briefoverview ofhe reverse bits function fine function goes bit by bit through the input variable and shifts it into the rev variable for loop body consists of a few bitwise operations that reorder the bits of the hit both these operations are individually not terribly complex, the intention of this code is that the for loop is completely unrolled and Vivado HLS can identify that the bits of the input can simply be wired to the output a result, the implementation the reverse bits function should require no logic resources at anyly wires. This is a case where unrolling loops greatly simplifies the operations that must be performed Without unrolling the loop, the individual 'or' operations must be performed set the adjuly. This loop can be pipelined to 'or' operation would still implemented in logic resources in the FPGA and executing the the loop would have a latency determined by the number of bits being reversed (\quad \text{gls} \{\frac{fft}{}\}\) BITS in this case).

```
#include "math.h"
#include "fft.h"
unsigned int reverse bits(unsigned int input) {
   int i, rev = 0;
   for (i = 0; i < M; i++) {
       rev = (rev << 1) | (input & 1);
       input = input >> 1;
   return rev;
}
void bit reverse(DTYPE X R[SIZE], DTYPE X I[SIZE]) {
   unsigned int reversed;
   unsigned int i;
   DTYPE temp;
   for (i= 0; i < SIZE; i++) {
       reversed = reverse bits(i); // Find the bit reversed index
       if (i <= reversed) {</pre>
           // Swap the realalues
           temp = X R[i];
           X_R[i] = X R[reversed];
           X_R[reversed] = temp;
           // Swap the imaginary values
           temp = X I[i];
           X_I[i] = X_I[reversed];
           X_I[reversed] = temp;
       }
   }
}
```

Figure 5.6: The first stage in our FFT implementation reorders the input data is done by swapping the value at indexin the input array with the value at the bit reversed index corresponding to The function reverse bits gives the bit reversed value corresponding to the input argumentAnd the function bit reverse swaps the values in the input array.

What is the latency of the reverse bits function when no directives are applied? What is the latency when the loop is pipelined? What is the latency when the whole function is pipelined?

It is tempting to "blindly" apply directives in order to achieve a bettewdesegnthis can be counterproductive best designer has a deep understanding of both the application and the available optimizations and carefully considers these together to achieve the best result

Now let us optimize the parent bit reverse functibits function has a single **for** loop that iterates through each index of the input arrayste that there are two input arrays X Rfild X.I[]. Since we are dealing with complex numbers must store both the reportion (in the array X R[]), and the imaginary portion (in the array X I[X])R[i] and X I[i] holds the real and imaginary values of the i-th input. In each iteration of the **for** loopwe find the index reversed value by calling the reverse bits fundition we swap both the real and imaginary values stored in the index and the index returned by the function reverse bits that as we go through all SIZE indices, we will eventually hit the reversed index for every has but the code only swaps values the first time based on the condition if were that the reversed index for every has but the code only swaps values the first time based on the condition if the code in the condition is the code of the code only swaps values the first time based on the condition is the code of the code of the code on the condition is the code of the cod

5.4 Task Pipelining


Dividing the FFT algorithm into stages enables **Vivil** Stoto generate an implementation where different stages **the** algorithm are operating on different data **Etis** optimization called task pipelining is enabled using the **dataflow** dir **Etis** vie. a common hardware optimization, and thus is relevant across a range of applications.

We can naturally divide the FFT algorithm into (Nog+ 1) stages where N is the number of points of the FFT. The first stage swaps each element in the input array with the element located at the bit reversed address in the arktor this bit reverse stage, we perform (Nogstages of butterfly operation ach of these butterfly stages has the same computational correction. 5.7 describes how to divide an 8 point FFT into four separate that the based has separate function call for each of the task one call to bit reverse, nd three calls to fft stage ach stage has two input arrays and two output arrayse for the real portion and one for the imaginary portion of the complex numbers sume that the DTYPE is defined elsewhere, e.g., as an int, float or a fixed point data type.

Refactoring the FFT code allows us to perform task pipelinfingure 5.8 gives an example of this. In this execution, ather than wait for the first task to complete all function calls in the code before the second task can be given second task can start after the first task has only completed the first function bit reverte first task continues to execute each stage in the pipeline in order, followed by the remaining tasks in order the pipeline is full four subfunctions are executing concurrently, but each one is operating on different in sum data, there are four 8 point FFTs being computed simultaneous by, hone executing on a different component of the hardware this shown in the middle portion of Figure Lach of the vertical four stages represents one 8 point FFTAnd the horizontal denotes increasing time hus, once we start the fourth 8 point FFT, we have four FFTs running simultaneous by that for this to work, each call to the fft stage function must be implemented with independent hardward too, enough storage is required to contain the intermediate computations of each FFT being computed simultaneously.

```
void fft stage(int stage, DTYPE X R[SIZE], DTYPE X I[SIZE],
          DTYPE Out_R[SIZE], DTYPE Out I[SIZE]) {
   int DFTpts = 1 << stage; // DFT = 2^stage = points in sub DFT</pre>
   int numBF = DFTpts / 2; // Butterfly WIDTHS in sub-DFT
   int step = SIZE >> stage;
   DTYPE k = 0;
   DTYPE e = -6.283185307178 / DFTpts;
   DTYPE a = 0.0;
  // Perform butterflies for j-th stage
 butterfly loop:
   for (int j = 0; j < numBF; j++) {
      DTYPE c = cos(a);
      DTYPE s = sin(a);
      a = a + e:
     // Compute butterflies that use same W**k
   dft loop:
      for (int = j; i < SIZE; i+= DFTpts) {
        int ilower = i+ numBF; // index of lower point in butterfly
        DTYPE temp R = X R[lower] * c -_X I[ijwer] * s;
        DTYPE temp I = X I[lower] * c +_X R[lower] * s;
        Out R[ilower] = X R[i] - temp R;
        Out I[ilower] = X I[i] - temp I;
        Out R[i] = X R[i] + temp R;
        Out I[i] = X I[i] + temp I;
      k += step;
   }
}
void fft streaming(DTYPE X R[SIZE], DTYPE X I[SIZE], DTYPE OUT R[SIZE], DTYPE OUT I[SIZE])
{
   #pragma HLS dataflow
   DTYPE Stage1 R[SIZE], Stage1 I[SIZE],
      Stage2 R[SIZE], Stage2 I[SIZE],
      Stage3 R[SIZE], Stage3 I[SIZE];
   bit_reverse(X R,_X I, Stage1 R, Stage1 I);
   fft_stage(1, Stage1 R, Stage1 I, Stage2 R, Stage2 I);
   fft_stage(2, Stage2 R, Stage2 I, Stage3 R, Stage3 I);
   fft_stage(3, Stage3 R, Stage3 I, OUT R, OUT I);
}
```

Figure 5.7:Code implementing an 8 point FFT divided into stages, each of which is implemented by a separate function he bit reverse function is the first stage. In following stage performs implements butterfly operations.






Figure 5.8:Dividing the FFT into different stages allows for task pipelining across each of these stages. The figure shows an example with three FFT stages (ae.8 point FFT). The figure shows four 8 point FFT executing at the same time.

Figure 5.9:Code implementing an arbitrary-sized FFT using a loafper the loop is unrolled, each function call in the unrolled loop becomes a dataflow process.

The **dataflow** directive can construct separate pipeline stages (often called processes) from befunctions and loops the code in Figure 5.7 uses functions only; we could achieve a similar result with four loops instead of four functions act, this result could be achieved by unrolling the outer stage loop in the original code either explicitly or using #pragma such uncolde structure has severad vantages firstly, it is closer to the structure of original gorithmic code, reducing the amount of de changes which need to be made condly the code is less verbose, making it somewhat easier to whitely, the code is again parameterized, supporting different values of size with the same coode with a loop is shown in Figure ??.

The **dataflow** directive and the **pipeline** directive both generate circuits **capelineo** fexecution the key difference is in the granularity of the pipeline directive constructs an architecture that is efficiently pipelined at the cyclenevisl characterized by the II of the pipeline. Operators are statically scheduled and if the II is greater than one, then operations can be shared on the same operation **dataflow** directive constructs an architecture that is efficiently pipelined for operations that take a (possibly unknown) number beckety cless uch as the the behavior of a loop operating on a block of **datase** coarse-grained operations are not statically scheduled and the behavior is controlled dyanmically by the handshake of data through the pipelin In the case of the FFT, each stage is an operation on a block of data (the whole array) which takes a large number of cyclenevithin each stage, loops execute individual operations on the data in a block. Hence, this is a case where it often makes sense to use the **dataflow** directive at the toplev to form a coarse-grained pipelineon on each individual data element.

The **dataflow** directive must implement memories to pass data between different processes. In the case when VivadoHLS can determine that processes access data in sequerdialt implements the memory using a FIFO. This requires that data is written into an array in the same order that it is read from the array the is not the case, if Vivado HLS can not determine if this streaming condition is met, then the memory can be implemented using a ping-pong buffer instead. The ping-pong buffer consists of two (or more) conceptual blocks of data, each the size of

the original tray. One of the blocks can be written by the source process while another block is read by the destination procedure term "ping-pong" comes from the fact that the reading and writing to each block of data alternates in every execution of the attaiss. The source process will write to one block and then switch to the other block before beginning the nexthesk. destination process reads from the block that the producer is not writing to each block at the source and destination processes can never writing and reading from the same block at the same time.

A ping-pong buffer requires enough memory to store each communication array at least twice. FIFOs can often be significantly smaller, although determining a minimal size for each fifo is often difficult design problemalike a FIFO, however, the data in a ping-pong buffer can be written to and read from in any orderhus, FIFOs are generally the best choice when the data is produced and consumed in sequential order and ping-pong buffers are a better choice when there is not suc regular data access patterns.

Using the **dataflow** directive effectively requilires the behavior each individual process to be optimized Each individual process in the pipeline can still optimized using techniques we have seen previously such as code restruct wijned jining and unrolling. For example we have already discussed some optimizations for the bit reverse function in Section in it is best to start with small functions and understand how to optimize them in isolation as a designer, it is often easier to comprehend what is going on in a small piece of code and hopefully determine the best optimizations of low level functions, eventually reaching the toplevel function.

However, the local optimizations must be considered in the overaldipe of the goals. In particular for dataflow designs the achieved intervale overaldipeline can never be smaller than the interval each individual coess. Looking again at Figure 5.3 sume that bit reverse has an interval of 8 cycles, fft stage(1,...) has an interval of 12 cycles, fft stage(2,...) has an interval of 14 where susing dataflow, the overal task interval is 14, determined by the maximum of all of the tasks/fibric tions that you should be careful in balancing optimizations across different processes with the goal of creating a balance pipeline where the interval of each process is approximately the train example, improving the interval fit he bit reverse function cannot improve the ointerval of the fft function. In fact, it might be beneficial to increase the latency of the bit reverse function, if it can be achieved with significantly fewer resources.

5.5 Conclusion

The overall goal is to create the most optimal design, which is a function of your application needs. This may be to create the smallest implement of the goal could be creating something that can perform the highest throughput implementation regard the source of the FPGA or the power/energy constraint of the latency of delivering the results may matter if the application has real-time constraint of the optimizations change these factors in different ways.

In general, there is no one algorithm on how to optimize yourldesign complex function of the application design constraints and the inherent abilities the designer himselfiet, it is important that the designer have a deep understandint per application itself, he design constraints, and the abilities of the synthesis tool.

We attempted to illustrate these bits wfsdom in this chapter. While the FFT is a well studied algorithm, with a large number of known hardware implementation tricks, it still serves as

a good exemplar for high-level synthmesisertainly did not give all of the tricks for optimization. Regardless, we attempted to provide some insight into the key optimizations here, which we hope serve as a guide to how to optimize the FFT using the Vivida tool.

First and foremostunderstand the algorithm spent a lot of time explaining the basics of the FFT, and how it relates to the DFT. We hope that the reader understands that this is the most important part duilding optimal ardware. Certainly, the designer could translate C/MATLAB/Java/Python code into Vivado HLS and get an working implementation. that same designer could somewhat blindly apply directives to achieve bethen the algorithm is not going to get anywhere close to optimal results without a deep understanding of the algorithm itself.

Second, we provide an introduction to task level pipelining using the **dataflow** disective. is a powerful optimization that is not possible through code restructeurithe designer must use this optimization to get such a designs, it is important that the designer understand its power, drawbacks, and usage.

Additionally,we give build upon some of the optimizations from previous chapthos, unrolling and pipeliningAll of these are important to get an optimized FFT hardware design. While we did not spend too much time on these optimizations, they are extremely important.

Finally, we tried to impress on the reader that these optimizations cannot be done in isolation. Sometimes the optimizations are independent they can be done in isolation or example, we can focus on one of the tasks (eigthe bit reverse function as we did in Section BLB). many times different optimizations will effect an other example, the inline directive will effect the way the pipelining of a function in particular, the way that we optimize tasks/functions can propagate itself up through the hierarchy of functions that it is extremely important that the designer understand the effect effects of ptimizations on the algorithm to cally and globally.

Chapter 6

Sparse Matrix Vector Multiplication

Sparse matrix vector multiplication (SpMV) takes a sparse matrix ne in which most of its elements are zero, and multiplies it by a vector itself may be sparse as well, but often it is denseThis is a common operation in scientific applications, economic modeling, data mining, and information retrievarior example; is used as an iterative method for solving sparse linear systems and eigenvalue problemis an operation in PageRank and it is also used in computer vision, e.g., image reconstruction.

This chapter introduces sevenælw HLS conceptsand reinforces some previously discussed optimization. One goal of the chapter is to introduce a more complex data structures a compressed row storage (CRS) representation to hold the sparse Amathiax goal is to show how to perform testing We build a simple structure for a testbench that can be used to help determine if the code is functionally context is an important aspect of hardware design, and Vivado HLS makes it easy to test many aspects of the generated RTL with the same high-level C testbench. This is one of the big advantages of HLS over RTL designals one show how you can perform C/RTL cosimulation using the testbench and Vivatlo tool. This is necessary to derive the performance characteristics for the different SpMV states the execution time depends upon the number entiries in the sparse matrix, e must use input data in order to determine the clock cycles for the task interval and task latency.

6.1 Background

Figure 6.1 shows an example of a 4 × 4 matrix **M** represented in two differe Figuracy **S**.1 a) shows the normal representation of the matrix as a two-dimensional array of **16** action element is store in its own location in the digagre 6.1 b) shows the same matrix represented in CRS format. The CRS representation is a data structure consisting of three Three yelues array holds the value of each non-zero element in the inherical lumning and row Ptr arrays encode information about the location to be non-zero elements in the matrix plumning stores the column of each elementially row Ptr contains the index in values of the first element in each row. The CRS format avoids storing values in the matrix that are zero, although there is nothing to prevent a zero from being explicitly represented in the value that represented in the value that represented is that some additional dook-keeping information (the columning and remetation in order to properly interpret and manipulate the matrice CRS form is commonly used when large matrices contain only a small number of non-zero elements (typically 10 percent or less), enabling these matrices to be stored with less memory and manipulated with fewer to proper to proper to proper to be stored with less memory and manipulated with fewer to proper to proper to proper to be stored with less memory and manipulated with fewer to proper to proper to proper to be stored with less memory and manipulated with fewer to proper to proper to proper to proper to be stored with less memory and manipulated with fewer to proper to proper to proper to proper to proper to percent or less), enabling these matrices to be stored with less memory and manipulated with fewer to proper to proper to proper to percent or less).




Figure 6.1:A 4×4 matrix **M** represented in two different ways 'dense hatrix stored in a two-dimensional ray, and as a sparse matrix stored in the compressed row storage (CRS) form, a data structure consisting of three arrays.

CRS form has no requirements about the sparsity of the matrix and can be used for any matrix. This makes it a general proach that can be used for any matrix, not necessarily the most efficient. The CRS form is also not the only efficient representation of sparse to epicers on the characteristics of matrix and the types of perations to be performed, there is parse representations can also be used.

More precisely, the CRS format uses a data structure consisting of threatures a gollndex, and rowPtr. The values array and the columnIndex has an entry for each of the non-zero elements in the sparse matrix MThese arrays represent the matrix M stored in a row-wise faistion, left to right, and top to bottom. The data in the matrix is stored in the values a rowhile the columnIndex array contains the horizontal location of the data in the values a rowhile the columnIndex array contains the horizontal location of the data in the values array M if then collndex M if then collndex M is a row M in the matrix prior to row M in the first element rowPtr[0] = 0 and the last element rowPtr[n] always giving the total number of non-zero elements the matrix. As a result, if values M if values M is then rowPtr[i\frac{1}{2}k] < rowPtr[i+1]. If row M contains any non-zero elemether rowPtr[k] ill contain the index of the first element in the row. Note that if there are rows in the matrix without a non-zero element, then values in the rowPtr array will repeat.

Looking at Figure 6.1 a)we can scan the matrix in row-major order to determine the values array in CRS form. Whenever we find a non-zero element, its value is stored at the next available index i in the values array and its column is stored at columnIndex[i]tition, whenever we start scanning a new row, we store the next available index i in the row. As array. It the first element in the row. It is always beauxing at Figure 6.1 b), we can also convert the matrix back to a two-dimensional array represent. It is to determine the number of elements in each row of the matrix from the row. It is the difference row. It is the difference row. It is the row can be reconstructed by iterating through the values array starting at values [row. It is the row that there are 2 elements in the first row, values [0] and values. It is first non-zero element in the values data structure, value. It is 3. value is in column 0, since columnIndex [0] im [0], the second non-zero value is the value 4 in column 1. The second row of the matrix has elements with $k \in [2, 4)$, the third row has elements with $k \in [4, 7)$ and so on. In this case, there are 9 non-zero entries us that last entry in the row.

Figure 6.2:The baseline code for sparse matrix vector (SpMV) multiplication, which performs the operation $y = \mathbf{M} \cdot x$ The variables rowPtcplumnIndeand values hold \mathbf{M} in CRS formathe first **for** loop iterates across the rows while the second nested **for** loop iterates across the columns of \mathbf{M} by multiplying each non-zero element by the corresponding element in the vector \mathbf{x} which results in one element in the resulting vector \mathbf{y} .

Given a 2-dimensional array representing a matrix, write the C code to convert the matrix to CRS form. Write the corresponding C code to convert the matrix in CRS form back to a 2-dimensional array.

It turns out that using the CRS form, we can multiply a sparse matrix with a vector relatively efficiently without explicitly converting the matrix back to a 2-dimensiohrafærtæfor large matrices with a smahlumber of non-zero elemestærse matrix-vector multiply is much more efficient than the dense matrix-vector multiply we discussed in chapteristis because we can compute the non-zero elements of the result by only looking at the non-zero elements of the operands.

6.2 Baseline Implementation

Figure 6.2 provides a baseline code for sparse matrix vector multiplication function has five arguments he arguments rowPtr, columnIndex, and values correspond to the input matrix **M** in CRS format. These are equivalent to the data structures shown in Figurehe argument y holds the output result y and the argument x holds the input vector x to be multiplied by the matrix. The variable NUM ROWS indicates the numberowfs in the matrix **M**. The variable NNZ is the number of non-zero elements in the matrix **M**, the variable SIZE is the number of elements in the arrays x and y.

The outer **for** loop, labeled L1, iterates across each row of the Modtlip kying this row of the matrix with the vector x will produce one elemen Those jnner loop labeled L2 loop across the elements in the columns of the matrix \mathbf{M} .L2 loop iterates rowPtr[i+1] — rowPtr[i] times,

```
#ifndef_SPMV_H__
#define_SPMV_H__

const static int SIZE = 4; // SIZE of square matrix
const static int NNZ = 9; //Number of non-zero elements
const static int NUM ROWS = 4; // SIZE;
typedef float DTYPE;
void spmv(int rowPtr[NUM ROWS+1], int columnIndex[NNZ],
DTYPE values[NNZ], DTYPE y[SIZE], DTYPE x[SIZE]);
#endif //_MATRIXMUL_H__ not defined
```

Figure 6.3:The header file for spmv function and testbench.

corresponding to the number of non-zero entries in that one can be the non-zero element of the **M** matrix from the values array and multiply it by the corresponding value of the vector x read from the x arithmyt value is located at columnIndex[k] since the data structure columnIndex holds the column for the value k.

6.3 Testbench

Figure 6.4 shows a simple testbench for the spmv fun**Ebie**ntestbench starts by defining the matrixvector function is a straightforward implementation aftrix vector multiplication. This does not assume a sparse matrix and does not use the CRS for the compare the output results from this function with the results from our spmv function.

A common testbench withplement a "golden" reference implementation of the function that the designer wishes to synthes the testbench wilthen compare the results of golden reference with those generated from the code that is synthesized by the golden code. A best practice for the testbench is to use alternative implementations for the golden reference and the synthesizable to deprovides more assurance that both implementations are correct.

The testbench continues in the main fundation we set the fail variable equal to 0 (later code sets this to 1 if the output data from spmv does not match that from the function matrixvector). Then we define a set of ariables that correspond to the matrix tMe input vector x and the output vector y case of tM, we have both the "normal" form and the CSR form (stored in the variables values, columnIndex, and rower values of the tM matrix are the same as shown in Figure 6.1. We have two versions of the output vector tM array stores the output from the function matrixvector and the tM array has the output from the function spmv.

After defining all of the input and output variables, we call the spmv and matrixvector functions using the appropriate data following **for** loop compares the output results from both of the functions by comparing the elements from y sw with those in yf them are different, we set the fail ag equal to **L**astly, we print out the results of the test and then return the able.

This testbench is relatively simple and probably insufficient to ensure that the implementation is correct. Primarily, it only tests one example matriwhereas a better testbench would test

```
#include "spmv.h"
#include <stdio.h>
void matrixvector(DTYPE A[SIZE][SIZE], DTYPE *y, DTYPE *x)
 for (int \neq 0; i < SIZE; i++) {
   DTYPE y0 = 0;
   for (int j = 0; j < SIZE; j++)
    y0 += A[i][j] * x[j];
   y[i] = y0;
 }
int main(){
 int fai\models 0;
 DTYPE M[SIZE][SIZE] = \{\{3,4,0,0\},\{0,5,9,0\},\{2,0,3,1\},\{0,4,0,6\}\}\};
 DTYPE x[SIZE] = \{1,2,3,4\};
 DTYPE y_sw[SIZE];
 DTYPE values[] = \{3,4,5,9,2,3,1,4,6\};
 int columnIndex[] = \{0,1,1,2,0,2,3,1,3\};
 int rowPtr[] = \{0,2,4,7,9\};
 DTYPE y[SIZE];
 spmv(rowPtr, columnIndex, values, y, x);
 matrixvector(M, y sw, x);
 for(int \neq 0; i < SIZE; i++)
   if(y sw[i] != y[i])
    fail = 1:
 if(fail==1)
   printf("FAILED\n");
 else
   printf("PASS\n");
 return fail;
}
```

Figure 6.4: A simple testbench for our spmv function the testbench generates one example and computes the matrix vector multiplication using a sparse (spmv) and non-sparse function (matrixvector).

multiple matricest is common, for instance, to randomly generate inputs for testing, in addition to explicitly verifying important corner-canethis case, we need to make sure to vary not only the values being operated which which will be passed to our accelerator when it is executing, but also to vary the compile-time parameters which might be used to create different accelerators with different tradeoffshe key difference is that we can randomly generate multiple data values to operate on and test them all the same execution offe programusing multiple function calls. Compile-time parameters, the other handequire the code to be recompiled every time parameters change.

Create a more sophisticated testbench which generates multiple tests off a using a random number generator the compile-time parameters be sparse matrix should be modifiable (e.gSIZE, NNZ, etc.). Create an HLS synthesis script which executes the same code multiple times for different reasonable compile-time parameters.

6.4 Specifying Loop Properties

If you directly synthesize this code, you will get results for the clock period and down will you will not get the number of clock cycles either in terms of task latency or initiations interval. is because this depends upon the input data, which is external to the spmv for initiation in the performance depends on the number of times the body of the inner loop is executed, which is equal to the number of non-zero elements. We Manow that the number of non-zero elements is limited by the constant NNZ in the code, but it is possible to call the code with matrices of different sizes, so the actual number of iterations is data-deplemented it in the performance may vary depending on the location of the non-zero elements and the optimization directives utilized during synthesis To make matters worse, the number of iterations depends on the input in a complex way and many potential puts don't actually represent valid matrices, it is very difficult for a tool to determine the total number of clock cycles for the spmv function without complex analysis and additional information without? HLS is unable to perform this analysis.

What are the preconditions for the spmv function to work correctly? Prove that given these preconditions, the body of the inner loop does, in fact, execute exactly once for each non-zero element in the matrix.

There are several ways to leverage the tool to derive some performance estimates, however. method is to provide the VivadelLS tool additional information about the loop bounds is can be done using the **loop tripcount** directive, which enables the designer to specify a minimum maximum, and/or average number of iterations for each partice providing these values, the Vivado HLS tool is capable of providing an estimate on the number of clock cycles.

Use the **loop tripcount** directive to specify minimaximpumand/or average number of iterations for a loop with a variable boulinds enables the VivadoHLS tool to provide an estimate on the number of clock cycles for the designoes not impact the results of the synthesis; it only effects the synthesis report.

Add a **loop tripcount** directive to the spmv functibe.syntax for the pragma form of the directive is **#pragma HLS Joop tripcount min=X**, **max=Y**, **avg=Z** where X, Y, and Z are constant positive integethich loops require this directive? What happens to the synthesis report when you change the different parameters (taxing a day)? How does this effect the clock period? How does it change the utilization results?

The **loop tripcount** directive enables the designer to get a rough idea about the performance of a functionThis can enable comparison between different implementations of the same function either by applying different optimization directives or by restructuring the codeoiteselfer, it may be difficult or impossible to determine the maix, and avg parameterst can also be difficult to provide tight bounds on the min and max parameters is a testbencthere is another more accurate method to calculate the total number of clock cycles required for the spmv function. This is done by performing C/RTL cosimulation.

6.5 C/RTL Cosimulation

C/RTL cosimulation performs automatic testing of the register-transfered esigns that are generated by the VivådbLS tool. It does this by executing the synthesized code together with the provided testbenthe execution is instrumented to record the input and output values for each execution of the synthesized to each execution of the synthesized to each execution of the synthesized to each execution of the synthesized in an RTL-level simulation of the generated RTL design and the resulting output vectors are captuled testbench code can then be executed again replacing the synthesized code with the captured input and output the executed code can then return a zero value (indicating success) or a non-zero value (indicating failure).

The C/RTL cosimulation flow combines the cycle-accurate RTL design generated from the Vivado HLS tool with input values provided from the C testbencks a result, it can generate accurate estimates for performance of generated RTL design which reflect any HLS optimizations, even in the presence of data-dependent believe immum, maximum, and average latency and interval of the synthesized function are automatically extracted after simulation completes.

Note that these numbers only correspond to the clock cycles derived from the input data used by the testbench hus, they are only as good as the testbench hus to another way, if the testbench does not exercise the function in a manner that is consistent with home its weid upon deployment, the results will not be accurated ition, the input testvectors are generated with idealized timing that does not accurately model behavior of external interfaces. The actual performance may be lower if execution stalls waiting for input data, or if there is contention waiting for external hemory access to complete vertheless; provides a convenient method for determining clock cycles that does not require the designer to estimate the loop bounds for a variable loop.

C/RTL cosimulation provides the latency for functions with variable look beports. the minimummaximumand average clock cycles for function latency and function interval. These latency values are directly dependent upon the input data from the C testbench.




Figure 6.5: Architecture and behavior of the spmv code with a pipelined inner loop.

What are the minimum, maximum, and average clock cycles for the spmv function latency and function interval when using the testbench provided in Figure 6.4?

6.6 Loop Optimizations and Array Partitioning

Now that we have a method to gatheroalthe performance and utilization estimates from the Vivado HLS tool, let us consider how to best optimize the func**Pipe**lining,loop unrolling, and data partitioning are the most common first approaches in optimizinand thesity pical approach is to start with the innermost loop, and then move outwards as necessary.

In this examplepipelining the inner L2 loop is perhaps the first and easiest optimization to consider. This overlaps the execution of the consecutive iterations of this loop, which can result is a faster overall implementat without pipelining, each iteration of the L2 loop occurs sequentially. Note that the iterations of the L1 loop are still done sequentially.

Figure 6.5 illustrates the approximate manner in which the spmv function executes when pipeling the L2 for loop Each iteration of the inner L2 loop is pipelined with IP#Belining allows multiple iterations of the inner loop from the same iteration of the outer loop execute concurrently In this case, the II of the inner loop is limited by a recurrence through the accumulation. achieved because we've assumed that the adder has a latency of 3 clottle regimes of the outer loop are not pipelined, so the inner loop must completely finish and flush the pipeline before the next iteration of the outer L2 loop begins.

Pipeline the innermost L2 **for** lothis can be done by adding a pipeline directive to the spmv code from Figure 602 hat is the achieved initiation interval (II)? What happens to the results as you specify an II argument, and increase or decrease the target II?

Looking at this behavior, we see that there are several factors limiting the performance of the loop. One factor is the recurrence through the adder that limits the achieved <code>Aospdand</code> factor is that iterations of the outer loop are not pipelimefficient solution for sparse matrix-vector multiply would likely come close to using each multiplier and adder every <code>dibisk</code> cycle. design is far from that.

In Section 4.3 we explored several design optimization techniques, including pipelining different loops, loop unrolling, and array partition/understanding the tradeoffs between these techniques can be somewhat challenging, since they are often dependent on white must be techniques together with a carefully chosen goal in mind in order to get a benefit and applying one technique without applying another technique can actually make matters increase, when performing loop unrolling, the designer must be careful to understand the effects that this has upon memory accesses reasing the number of operations that can execute concurrently doesn't help if performance is limited by available memory ports (or if the addresses of each memory operation can't be easily partitioned) can also incur a resource cost without increasing performance

To see some of the complexity in applying these combinations of transforms, we encourage you to perform the following exercise:

Synthesize the spmv design using the directives specified in each of the ten cases from Table 6.1. Each case has different pipeline, unroll, and partitioning directives for the different loops and arrays. These partitionings should be done across the three arrays (values) index, and x). What sort of trends do you see? Does increasing the unroll partitioning factors help or hurt when it comes to utilization? How about performance? Why?

Table 6.1:Potential optimizations for sparse matrix-vector multiplication.

	L1	L2
Case 1	-	-
Case 2	-	pipeline
Case 3	pipeline	-
Case 4	unroll=2	-
Case 5	-	pipeline, unroll=2
Case 6	-	pipeline, unroll=2, cyclic=2
Case 7	-	pipeline, unroll=4
Case 8	-	pipeline, unroll=4, cyclic=4
Case 9	-	pipeline, unroll=8
Case 10	-	pipeline, unroll=8, cyclic=8
Case 11	-	pipeline, unroll=8, block=8

If you performed the previous exercise, you should have seen that blindly applying optimization directives may not always provide you with the expected results usually more effective to

consider the properties of an application under design, and to select optimizations with a particular design goal in minor course, this requires some intuition behind the capabilities and limitations of a particular tool being user this certainly difficult (perhaps impossible?) to understand every detail of a complex tool like VivaldbS, we can build a mental model of the most critical aspects.

One of the options we considered in cases 3 and 4 above was to increase pipeline outer loops, such as the L1 loop in this code, then inner loops. This transformation has the effect of increasing the potential rallelism within one task norder to perform this optimization be Vivado HLS tool must fully unrollinner loops, ike the L2 loop in this code. Full unrolling is possible, this can reduce the cost of calculating the loop bounds and can also eliminate recurrence in the code. However, in this code, the inner loop cannot be unrolled by VivadoLS because the loop bound is not constant.

Add a directive to pipeline the outermost L1 loep; implement case 3 abow hat is the initiation interval (II) when you do not set a target II? What happens to the utilization? How does explicitly increasing the II change the utilization results? How does this compare to pipelining the L2 loop? How does this compare to the baseline design (no directives)? What is happening when you attempt to pipeline this outer loop? (Neick: the synthesis log)

Another option to increase parallelism is partial unrolling of the inner loops in cases 5 through 10. This transformation exposes more parallelism by allowing more operations from the same loop iteration to be executed concurrently me cases or operations can increase performance by enabling VivådblLS to instantiate more operators when pipelining the inner loop. However, this case it is still difficult to improve the II of the inner loop because to recurrence through the inner loop wever, this case because we have an II greater than 1, many of those operations can be shared on the same operators.

An partially unrolled version of the code is shown in Figurth & fibs code, the L2 loop has been split into two loops labeled_L2 1 and L2The innermost L2 2 executes a parameterized number of times, given by the compile-time parameter f_0 be body of the inner loop contains the body of the original L2 loop, along with a condition that arises from the loop bount of original L2 loop this code, we now have an arbitrary number of multiply and add operations to execute in the body of the_L2 1 logiven by the parameter of a single recurrence through the accumulation $y_0 += y_t$.

Note that the code in Figure 6.6 is slightly different from the code that is generated from automatic loop unrolling duplicates operations, but must also preserve the order ofeach operation (additions in this case) his results in a long chain obseration dependencies in the inner loop shown on the left siding of 6.7. Reordering the operations results in operation dependencies show on the right side of the fithis case only the final accumulation results in a recurrence hen using floating-point data types is reordering of operations can slightly change the behavior of the program, so Viva others not apply this kind of operation reordering automatically.

A possible implementation of this design is shown in Figurle 6h8s case\$ = 3 to match the best achievable II where there is a latency of 3 through the and dleis case, we see that all the operations have been successfully shared on a single multiplier and dnaplating this behavior to the behavior in Figure 6we see that there are some disadvantages articular, the depth of the pipeline of the inner loop is much longer, which implies that the number of cycles to flush the pipeline to start a new iterations of the outer L1 loop is much Paragressing of

```
#include "spmv.h"
const static int S = 7;
void spmv(int rowPtr[NUM ROWS+1], int columnIndex[NNZ],
DTYPE values[NNZ], DTYPE y[SIZE], DTYPE x[SIZE])
{
   L1: for (int ± 0; i < NUM_ROWS; i++) {
       DTYPE y0 = 0;
       L2.1: for (int k = rowPtr[i]; k < rowPtr[i+1]; k += S) {
          #pragma HLS pipeline II=S
          DTYPE yt = values[k] * x[columnIndex[k]];
          L2_2: for(int j = 1; j < S; j++) {
              if(k+j < rowPtr[i+1]) {
                 yt += values[k+j] * x[columnIndex[k+j]];
          y0 += yt;
       y[i] = y0;
   }
}
```

Figure 6.6:A partially unrolled version of the spmv code from Figure 6.2.




Figure 6.7:Two different partially unrolled versions of an accumulation version on the left has a recurrence with three additions recurrence.




Figure 6.8Architecture and behavior of the spmv code based on the partially unrolled and pipelined inner loop shown in Figure 6.6.

the non-zero elements in a row also occurs in blocks of size with 3 elements takes exactly the same time to compute as a row with one elemetremaining operations which are still scheduled in the loop pipeline must still 'execute' even though their results are indicated and to rigorously compare the characteristics of the two designed to understand the expected number of non-zero elements in each row of the free werix non-zero elements in each line would favor the first implementation, in each line would favor the second implementation.

Notice that there is to some extent a chicken-and-egg problem Meeneed to know the target device and clock period to determine the number of pipeline stages required for the adder to meet timingOnly after we know the number of pipeline stages (perhaps by running with S=1 and investigating the VivadbILS logs to identify the adder recurrence) can we select an appropriate version of the parameter S that achieves II= Dunce we've determined for can run C/RTL cosimulation to determine the achieved performance on a set of benchmarkBeesausatanf the variable loop bounds, the achieved performance is data-dependent so we might have to explo different values of S to determine the value that maximizes performance that target device or clock period might affect afflthese decisionAlthough it may seem like high-lessethesis provides little assistance in solving this problem, it's still much faster (and possible to easily script) compared to evaluating each new version with a new RTL design that must be verified!

The behavior in Figure 6.8 is achieved when S is the same as the number of pipeline stages for the adder. What happens to the behavior when S is set larget II is smaller than S? What happens when the target II is larger?

6.7 Conclusion

In this chapter, we looked at sparse matrix-vector multiplication (SpMN) is continues our study of matrix operation is particularly interesting because it uses a unique data

structure. In order to reduce the amount storagethe matrix is stored in a compressed row storage formatThis requires a design that uses some indirect references to find the appropriate entry in the matrix.

This chapter is the first to discuss at length the testing and simulation abilities of the Vivado HLS tool. We provide a simple testbench for SpMV and describe how it can be integrated into the HLS work-flow. Additionally, we describe the C/RTL cosimulation feature the Vivado HLS tool. This is particularly important for us in order to get precise performance results. task interval and task latency depends upon the input betters sparse the matrix, the more computation that must be performate. cosimulation provides a precise trace of execution using the given testbenothis allows the tool to compute the clock cycles to include in the performance results. Finally, we discuss optimizing the code using loop optimizations and array partitioning.

Chapter 7

Matrix Multiplication

This chapter looks at a bit more complex design – matrix multipWationsider two different versions. We start with a "straightforward" implementation one that takes two matrices as inputs and outputs the result of their multiplication. Then, we look at a block matrix multiplication the input matrices are feed into the function in portions, and the function computes partial results.

7.1 Background

Matrix multiplication is a binary operation that combines two matrices into the two relation itself can be described as a linear operation on the vectors that compose the two relatives. most common form of matrix multiplication is the limatrix product he matrix product \mathbf{AB} creates an $n \times p$ matrix when matrix \mathbf{A} has dimensions $n \times m$ and matrix \mathbf{B} has dimensions $m \times p$. More precisely, we define the following:

$$\mathbf{A} = \begin{bmatrix} A_{11} & A_{12} & \cdots & A_{1m} \\ A_{21} & A_{22} & \cdots & A_{2m} \\ \vdots & \vdots & \ddots & \vdots \end{bmatrix}, \quad \mathbf{B} = \begin{bmatrix} B_{11} & B_{12} & \cdots & B_{1p} \\ B_{21} & B_{22} & \cdots & B_{2p} \\ \vdots & \vdots & \ddots & \vdots \end{bmatrix}$$

$$A_{n1} \quad A_{n2} \quad \cdots \quad A_{nm} \qquad B_{m1} \quad B_{m2} \quad \cdots \quad B_{mp}$$

$$(7.1)$$

$$\mathbf{AB} = \begin{bmatrix} (\mathbf{AB})_{11} & (\mathbf{AB})_{12} & \cdots & (\mathbf{AB})_{1p} \\ (\mathbf{AB})_{21} & (\mathbf{AB})_{22} & \cdots & (\mathbf{AB})_{2p} \\ \vdots & \vdots & \ddots & \vdots \\ (\mathbf{AB})_{n1} & (\mathbf{AB})_{n2} & \cdots & (\mathbf{AB})_{np} \end{bmatrix}$$
(7.2)

where the operation (**AB**)'s defined as $(\mathbf{AB}) = P_{k=1}^m A_{ik} B_{kj}$. Now we provide a simple example.

$$\mathbf{A} = \begin{array}{cccc} A_{11} & A_{12} & A_{13} \\ A_{21} & A_{22} & A_{23} \end{array}, \quad \mathbf{B} = \begin{array}{cccc} B_{11} & B_{12} \\ B_{21} & B_{22} \\ B_{31} & B_{32} \end{array}$$
 (7.3)

The result of the matrix product is

Figure 7.1: A common three **for** loop structure for matrix multiplicat**Tone** outer **for** loops, labeled rows and cols, iterate across the rows and columns of the output **Thetrim AB** ost loop, labeled product multiplies the appropriate elements of one row of **A** and one column of **B** an accumulates them until it has the result for the element in **AB**.

Matrix multiplication is a fundamenta/peration in numericallgorithms. Computing the product between large matrices can take a significant amount of herefore it is critically important part of many of problems in numerical of multiplication provides way to compose the sent linear transforms between vector spraces was multiplication provides way to compose the linear transforms Applications include linearly changing coordinates (tags lation rotation in graphics) high dimension problems in statistic physics (e.g. transfer-matrix methods) and graph operations (e.g., determining if a path exists from one vertex to a mouth it is a well studied problem, and there are many algorithms that aim to increase its performance, and reduce the memory usage.

7.2 Complete Matrix Multiplication

We start our optimization process with perhaps the most common method to compute a matrix multiplication – using three nested **for logps** 7.1 provides the code for such an implementation. The outer **for** loops, labeled rows and cols, iterate across the rows and columns of the output matrix **AB**. The innermost **for** loop computes a dot product of one row of **A** and one column of **B**. Each dot product is a completely independent set of computations that results in one element of **AB**. Conceptuallywe are performing P matrix-vector multiplications for each column of **B**.

In this case, we've applied a **pipeline** directive to the colloop with a target initiation interval of the result is that the innermost **for** loop is fully unrolled, and we expect the resulting circuit include roughly M multiply-add operators and to have an interval ghly N * P cycle As discussed in Chapter 4, this is only one reasonable choose to place the **pipeline** directive in

different locations in the function with the goal of achieving different resource-throughput tradeoff For instanceplacing the same directive at the toptoof function (outside and the for loops) will result in all of the loops being completely unrolloophich would take roughly N * M * P multiply-add operators and would have an interval of Playding it inside the row loop would result in roughly M * P multiply-add operators and an interval of roughly M by ske slessign points are relatively easy to achieve, given the corresponding array plats it is no ippossible to pipeline the innermost loop with the goal of achieving a design with only one multiply-add operator although achieving an M = 1 implementation at high clock frequencies can be difficult because of the recurrence involved in the accumulation of variable ABijn also partially unroll different loops to achieve yet more design points fundamental tradeoff here is between the complexity of the resulting architecture, i.e., the number of multiply-add operators, and performance, i.e., the number of cycles that the hardware is busyn ideal world, each doubling of the resource usage should result in exactly half the number of clock cycles being realthough in practice such 'perfect scaling' is difficult to achieve.

Change the location of pipeline directive wow does the location effect the resource usage? How does it change the performance? Which alternative provides the best performance in terms offunction interval? Which provides the smallest resource usage are do you think is the best place for the directive? Would increasing the size of the matrices change your decision?

Executing large numbers of perations every cycle requires being able to supply fathe required operandand to store the resultsof each operation. Previously we have used the array partition directive to increase the number of accesses that can be performed on each men As long as the partition of the array that each memory access can be determined at compile time, then array partitioning is a simple and efficient way to increase the number of accesses that can be performed each clock cylricthis case, we use the slightly different array reshape directive to perform array partitioning his directive not only partitions the address space of the memory into separate memory blooks then recombines the memory blocks into a single memory. This transformation increases the data width of the memory used to store the array, but doesn't change the overall number of bits being stored free requires being shown in Figure 7.2.

Both array reshape and array partition increase the number of array elements that can be r each clock cyclehey also support the same options, enabling cyclic and block partitions or partitioning along different dimensions of a multi-dimensional mathey case of array reshape, elements must each have the same address in the transformed array, whereas with array partition the addresses in the transformed array can be unrelated bugh it may seem like one would always want to use array partition because it is more flexibles each individual emory smaller, which can sometimes result in inefficient memory Tibecarray reshape directive results in larger memory blockwhich can sometimes be mapped more efficiently into primitive FPGA resources.In particular, the smallest granularity of block RAM (BRAM) blocks in Xilinx Virtex Ultrascale+ devices is 18 Kbits with several different supported combination of depths and widths. When the partitions of an array become smaller than around 18KeitsRAMs are no longer used efficientfywe start with an original array which is a 4-bit array with dimensions [1024][4this array can fit in a single BRAM resource configured as a 4Kbit x 4 melactive. tioning this array completely in the second dimension would result in 4 1Kbit x 4 memories, each of which are much smaller than one one BRAM resources paping the array instead using the array reshape directive results in a memory which is 1Kbit x 16, a supported BRAM configuration




Figure 7.2:Three different implementations of a two-dimensiona Dartage left is the original array consisting of M * M elements. In the middle, the array has been transformed using the **array partition** directive, resulting in M memories, each with N elements ght, the array has been transformed using the **array reshape** directive, resulting in one memory with N location and each location contains M elements of the original array.

Note that this partitioning is effective because the partitioned dimension (dimension 2 of **A** or dimension 1 of **B**) is indexed by a constant ddition, the non-partitioned dimension is indexed by the same (variable) value partitioning multi-dimensional arrays, this is a good rule of thumb to identify which dimension should be partitioned.

Remove the **array reshape** directives does this effect the performance? How does it change the resource usage? Does it make sense to use any other **array reshape** directives (with different arguments) on these arrayresthis case, how does the result differy of use the **array reshape** directive instead?

The size of the arrays can have a substantial fect on the optimizations that you wish to perform. Some applications might use very similar tricessay 2 × 2 or 4 × 4 In this cases it may be desirable to implement a design with the absolute highest performance, which is generally achieved by applying the **pipeline** directive on the entire formation of the arrays increase, in the range of 32 × 32 this approach quickly become infeasible because of the arrays increase, in the range of 32 × 32 this approach quickly become infeasible because of source limits available in a single devic there will simply not be enough DSP resources to implement that many multiplications every clock cycle or enough external bandwidth to get get data on and off the chip. Many FPGA designs are often coupled to the data rates of other components in a system, such as an Analog to Digita(A/D) converter, or the symbol ate in a communication system. In these designs it is common to instead apply the **pipeline** directive on inner loops with the goal of matching the interval the computation with the data rate in a system such cases, we often need to explore different resource-throughput tradeoffs by moving the **pipeline** directive

into an inner loop or partially unrolling lookshen dealing with very large matrices containing thousands or millions of elements, we often need to take into account more complex architectural consideration. he next section discusses a common approach to scaling matrix multiply to larger designs, called *blocking* or *tiling*.

Optimize your design for the 128×128 matrix multiplication.start increasing the size of the matrices by a factor of two (to 512×512 , 1024×1024 , $2048 \times 2048 \times 2048$) what is the best way to optimize for large large matrix sizes?

7.3 Block Matrix Multiplication

A block matrix is interpreted as being partitioned into different subThiatriaes visualized by drawing different horizontal and vertical lines across the elements of the matsix ing "blocks" can be viewed as submatrices to original matrix. Alternatively, we can view the original matrix as a matrix of blocks. This naturally leads to many hierarchical gorithms in Linear Algebra where we compute matrix operations, has matrix multiplyon large block matrices by decomposing them into smaller matrix operations on the blocks themselves.

For instancewhen we talk about the matrix multiplication operation between matrix $\bf A$ and $\bf B$ in Equations 7.3 and 7. We might normally think of each element of the matrices $\bf B_{23}$ as a single number or perhaps a complex number matrivelywe can consider each element in these matrix operations as a block of the originatrix. In this case on some some sizes of the individual blocks are compatible, we simply have to perform the correct matrix operations instead of the original scalar operations instance to compute $\bf AB_1$, we would need to compute two matrix products and two matrix sums to compute $\bf A_1 B_{21} + \bf A_{13} B_{31}$.

Matrix blocking turns out to be a very usetalnique for a number of reasons is that blocking is an easy way to find more structure in the algorithm that we can explore. fact, some of the optimizations that we have already seen as loop transformations; loop unrolling, can be viewed as specific simple forms of barothing reason is that we can choose to block a matrix according to the natustalucture of the matrix a matrix has a large block of zeros, then many individual products may be be easier to skip these individual products then this can be difficult in a statically schedule pipeline, whereas it may be easier to skip a large block of zeros. Many matrices are block-diagonabere the blocks on the diagonabe non-zero and blocks off the diagonal are zero another reason is that the blocked decomposition results in lots of smaller problems operating on smaller sets of Taitaincreases the data locality of a computation processor systems, it is common to choose block sizes that conveniently match the memory hierarchy of a processor or the natural size of the vector data types supported by the processor. Similarly, in FPGAs we can choose the blocking sizes to match the available on-chip memory size or to the number of multiply-add operators that we can budget to support.

Until now, we have assumed that accelerators always havetable ir data available before the start of atask. However in designs dealing with large datasets, as large matricesh can sometimes be an unneeded constainte it is unlikely that our accelerator will be able to process all input data immediately, we can build an accelerator that receives input data only right before it is needeth allows an accelerator to more efficiently use the available on-chip memory. We call this a streaming architecture since we transfer the input data (and potentially the output data) one portion at a time rather than all at once.

Streaming architectures are common in many applications me cases this is because of a conscious design choice that we make to decompose a large computation into multiple smaller computations or instance, we may design a matrix multiplication system that reads and processes one block of data at a time from extermelmory. In other cases we might process a stream of data because the data is being sampled in real time from the physical world, for instance, from an A/D converter. In other cases, the data we are processing may simply be created in sequence from a previous computation or acceleration fact, we've already seen an instance of this in Section 5.4.

One potentiabdvantage of streaming is a reduction in the memory that we can use to store the input and output data he assumption here is that we can operate on the data in portions, create partial results, and then we are done with that data, thus we do not need the transfer it. the next data arrives, we can overwrite the old data resulting in smaller memories.

In the following, we develop a streaming architecture for matrix multiplied the input arrays **A** and **B** into blocks, hich are a contiguous set of rows and colures, sectively. Using these blocks, compute a portion of the product **AB**. Then we stream the next set of blocks, compute another portion of **AB** until the entire matrix multiplication is complete.

Figure 7.3 provides the a description of the streaming architecture that $w\Theta w rearte$ itecture has a variable BLOCK SIZE that indicates the numbrews that we take from the A matrix on each execution, the number of columns taken from the B matrix, and the BLOCK SIZE \times BLOCK_SIZE result matrix corresponding to the data that we compute each time for the AB matrix.

The example in Figure 7.3 uses a BLOCK SIZE \exists \Box 2 us we take two rows from \Box 4 nd two columns from \Box 8 on each execution of the streaming architecture that \Box 4 the desiret call to the blockmatn \Box 4 nd \Box 6 architecture.

Since we are dealing with 4×4 matrices in the example, we need to do this process four times Each time we get a 2×2 set of results for the **AB** matrix figure shows a progression of the rows and columns that we seinch figure 7.3 a) we send the first two rows of **A** and the first two columns of **B**The function will compute a 2×2 matrix corresponding to the first two elements in the rows and columns of the resulting matrix **AB**.

In Figure 7.3 b), we use again the first two rows of $\bf A$, but this time we send the last two column of $\bf B$. We do not need to resend the data from the rows of $\bf A$ since they are the same as the previous data from the previous execut**And** we get the results for the 2 \times 2 matrix corresponding to the data in "upper left" corner of $\bf AB$.

Figure 7.3 c) sends different data for both the **A** and **B** matricestime we send the last two rows of **A** and the first two columns ds. The results from this computation provide the "lower left" corner of the **AB** matrix.

The final execution of the streaming block matrix multiply own in Figure 7.3 d) uses the same last two rows of the **A** matrix from the previous itexadonsends the last two columns of the **B** matrix. The result provides the elements in the "lower right" corner of the **AB** matrix.

Before we show the code for the block matrix multiplicate one fine some data types that we will useFigure 7.4 shows the header file for the project acts a custom data type DTYPE that specifies the type of data that we will multiply in the **A** and **B** matrices, and the corresponding **AB** matrix. This is currently set to an **int** data type.

It is good coding practice to use a custom data type in your deligns. Ilows you to easily change the data type, d to have one source of ormation so that you do not have errors when changing the data type in the future design item additions.




Figure 7.3:One possible blocked decomposition of the matrix multiplication of two 4×4 matrices. The entire **AB** product is decomposed into four matrix multiply operations operating on a 2×4 block of **A** and a 4×2 block of **B**.

```
#ifndefBLOCK_MM_H_
#defineBLOCK_MM_H_
#include "hls stream.h"
#include <iostream>
#include <iomanip>
#include <vector>
using namespace std;
typedef int DTYPE;
const int SIZE = 8;
const int BLOCK SIZE = 4;
typedef struct {
   DTYPE a[BLOCK SIZE]; } blockvec;
typedef struct {
   DTYPE out[BLOCK SIZE][BLOCK SIZE]; } blockmat;
void blockmatmul(hls::stream<blockvec> &Arows, hls::stream<blockvec> &Bcols,
blockmat & ABpartial, DTYPE iteration);
#endif
```

Figure 7.4: The header file for the block matrix multiplication architectbeefile defines the data types used within the function, the key constants, and the blockmattomulnterface.

change the data type over the course of the the segmample, first you may start out with a **float** or **double** type while you get a functionally correct the ighs provides a baseline for error since later you will likely change your design to use fixed point the type to data can reduce the number of resources, and increase the performance potentially at the cost of a reduction in the precision of the resulting data.will likely try many different fixed point types until you find the right tradeoff between accuracy/error, performance, and resource usage.

SIZE determines the number of rows and columns in the matrices to be multiplied this to square matrices although handling arbitrary matrix sizes could be done by changing the code in a number of different plawesleave that as an exercise for the reader.

Change the code to allow it to handle matrices of arbitrary size.

The BLOCK SIZE variable defines the number of rows from **A** and the number of columns from **B** that we operate upon in each execu**E**his.also defines how much data that we stream at one time into the function the output data that we receive from the function at each execution is an BLOCK SIZE × BLOCK SIZE portion of the **AB** matrix.

The blockvec data type is used to transfer the BLOCK SIZE rows of **A** and columns of **B** to the function on each execution blockmat data type is where we store the partiallts for the **AB** matrix.

Finally, the blockmat data type is a structure consistingnoßLOCK SIZE × BLOCK SIZE array. This holds the resulting values from one execution of the matfumation

The function prototype itself takes the two inputs which are both of the type hls::stream
blockvec> &These are a sequence of blockvecdata. Rememberthat a blockvec is a data type that consists of an array with BLOCK SIZE elements.

The hls::stream<> template class is one way in VilVa door creating a FIFO data structure that works well in simulation and synthesis he samples are sent in sequendialer using the write() function, and retrieved using the read() furnition that was developed since streaming is a common methodology for passing data in hardware designing same operation can be modeled in many different ways using the C programming language, for instance, by using arrays. In particular, it can be difficult for the Vivado HLS tool to infer streaming behaviors when dealing complex access patterns or multi-dimensioned. The built-in stream library enables the programmer to explicitly specify the order of stream accesses, avoiding any limitations of this inference.

The hls::stream class must always be passed by reference between functions, e.g., as we hav done in the blockmatrfunction in Figure 7.5.

The code for executing one part of the streaming block matrix multiplication is shown in Figure 7.5. The code has three portions denoted by the labels loadA, partialsum, and writeoutput.

The first part of the coddenoted by the loadA labislonly executed on certain conditions, more precisely when it % (SIZE/BLQCK SIZE) = ∓ 10 is is done to save some time in the cases when we can reuse the data from the A matrix from the previous execution of the function.

```
#include "block mm.h"
void blockmatmul(hls::stream<blockvec> &Arows, hls::stream<blockvec> &Bcols,
           blockmat & ABpartial, int it) {
  #pragma HLS DATAFLOW
  int counter = it % (SIZE/BLOCK SIZE);
  static DTYPE A[BLOCK SIZE][SIZE];
  if(counter == 0) { //only load the A rows when necessary
     loadA: for(int=i 0; i < SIZE; i++) {
        blockvec tempA = Arows.read();
        for(int j = 0; j < BLOCK SIZE; j++) {
            #pragma HLS PIPELINE II=1
           A[i][i] = tempA.a[i];
        }
     }
  DTYPE AB[BLOCK SIZE][BLOCK SIZE] = { 0 };
  partialsum: for(int k=0; k < SIZE; k++) {
     blockvec tempB = Bcols.read();
     for(int \neq 0; i < BLOCK_SIZE; i++) {
        for(int j = 0; j < BLOCK SIZE; j++) {
           AB[i][j] = AB[i][j] + A[i][k] * tempB.a[j];
        }
     }
  writeoutput: for(int 0; i < BLOCK_SIZE; i++) {
     for(int j = 0; j < BLOCK SIZE; j++) {
        ABpartial.out[i][i] = AB[i][i];
     }
  }
}
```

Figure 7.5: The blockmatmufunction takesa BLOCK_SIZE set of rows from **A** matrix, a BLOCK_SIZE set of columns from the **B** matrix, and creates a_BLOCK_SIZE × BLOCK_SIZE partial result for the **AB** matrixThe first part of the code (denoted by the label loadA) stores the rows from **A** into a local memory, the second part in the nested partialsum **for** performs the computation for the partial resultand the final part (with the writeoutput label) takes these results and puts them the proper form to return from the function.

Remember that in each execution of this blockmatmul function we send BLOCK SIZE rows from the **A** matrix and BLOCK SIZE columns from the **B** matriwe send multiple BLOCK SIZE of columns for each BLOCK SIZE of rows from the variable it keeps track of the number of times that we have called the blockmatrical too. Thus, we do a check on each execution to determine if we need to load the rows from the veed to not this saves us some time. When it is executed the simply pulls data from the Arows stream and puts it into a static local two-dimensional matrix A[BLOCK SIZE][SIZE].

Fully understanding this code requires some explanation about the stream class, and how we a using it. The stream variable Arows has elements of the type Albotoclexec is a matrix of size BLOCK_SIZE. We use this in the following manner; each element in the Arows stream has an array that holds one element from each of the BLOCK SIZE rows of the ATimas; in each call the the blockmatmfunction, the Arows stream will ave SIZE elements in it ach of those holding one of each of the BLOCK SIZE rowe statement tempA = Arows.read() takes one element from the Arows stream. Then we load each of these elements into the appropriate index in the local matrix.

The stream class overloads the << operator to be equivalent to the read(Thusction. the statements tempA = Arows.read() and tempA << Arows perform the same operation.

The next part of the computation calculates the partial **Stains** is the bulk of the computation in the blockmatn function.

The Bcols stream variable is utilized in a very similar manner to the Arows Nawabler, instead of storing rows of A, stores the data corresponding the columns of B that the current execution of the function is computing upon rows call of the blockmatriunction will provide new data for the columns of the B matrix, we do not need to conditionally load this data as we do with the A matrix, he function itself works in a very similar manner to that from the matmul in Figure 7.1 except that we are only calculating BLOCK SIZE x BLOCK SIZE results from the AB matrix. Thus we only have to iterate across BLOCK SIZE row afind BLOCK SIZE columns ob. But each row and column has SIZE elementer, ce the bounds on the outer for loop.

The final portion of the function moves the data from the local AB array, which has dimensions of BLOCK SIZE × BLOCK SIZE; this holds the partial results of the **AB** output matrix.

Of the three parts of the function middle partwhich calculates the partial surequires the most computation by inspecting the code of can see that this part has three nested for loops with a total SIZE \times BLOCK SIZE \times BLOCK SIZE iteration. The first part has SIZE \times BLOCK SIZE iteration and the last part has BLOCK SIZE \times BLOCK SIZE iteration when should focus our optimizations on the middle part, i.e., the partial sum nested for loops.

The common starting point for optimizations of nested **for** loops is to pipeline the innermost **for** loop. Then, if that does not require too many resources, designer can move the **pipeline** directive into higher lev**for** loops. Whether the resulting design consume too many resource depends upon the specified BLOCK SIZE; if this is small, then it is likely worth moving the **pipeline** directive. It may even be worthwhile to move it inside the outermost **for** loops and thus very likely increase the resource usage by a **surbstant** lal However, it will increase the performance.

How does changing the BLOCK SIZE effect the performance and resource usage? How about changing the SIZE constant? How does moving the **pipeline** directive across the three different nested **for** loops in the partialsum portion of the function change the performance and resource usage?

The **dataflow** directive at the start be function creates a pipeline across the portions of the function, e., the loadA **for** loophe partialsum nested **for** loop, the writeoutput **for** loop. Using this directive will decrease the interval of the blockmatmull flower than, this is limited by the largest interval all three of the portions of the code. That is, the maximum interval for the blockmatmulnction – let us call interval (blockmatmul) – is greater than or expual the the interval of the three parts which are defined as interval (loante) val (partial suna) d interval (writeoutput) ore formally,

$$interval(blockmatmul) \ge max(interval(loadA), interval(partialsum), interval(writeoutput))$$
 (7.5)

We need to keep Equation 7.5 in mind as we optimize the blockmation of example, assume that interval(partialsum) is much larger than the other two portions of the function. performance optimizations that minimize interval(loadA) and interval(writeoutput) are useless since the function interval, e., interval(blockmatmul) would not decrease, the designer should focus any performance optimization effort to decrease interval(partialsum), i.e., target performance optimizations on those three nested **for** loops.

It is important to note that this only applies to performance optimization the resource usage of these other two parts they are ripe for such optimizations since reducing the resource usage often increases the interval and that his tency. case, it is ok to increase the interval as it will not effect the overall performance of the blockmatm function. In fact, the ideal case is to optimize all three parts of the function such that they all have the same interval summing that we can easily tradeoff between the interval source usage (which is not always the case).

The testbench for the blockmatformultion is shown in Figures 7.6 and Wasplit it across two figures to make it more readable since it is a longer piecedef Up until this point, we have not shown the testbench we show this testbench for sevencesons. First, it provides insight into how the blockmatrfunction works. In particular, it partitions the input matrices into blocks and feeds them into the blockmatrfunction in a block by block mannage condit gives a complex usage scenario for using stream template for simmally tiding ives the reader an idea about how to properly design testbenches.

The matmatms function is a simple three **for** loop implementation of matrix multiplication. It takes two two-dimensional matrices as inputs, and outputs a single two-dimensional matrix. very similar to what we have seen in the mathin in Figure 7.1We use this to compare our results from the blocked matrix multiplication hardware version.

Let us focus on the first half the testbench shown in Figure 7.6 beginning block of code initializes variables of the rest of the functibe.variable falkeeps track of whether the matrix multiplication was done correctly will check this later in the function was done strm matrix1 and strm matrix2 are hls:stream<> variables that hold the rows and columns of the A and B matrices, respectively chement of these stream variables is a < block free cing

back at the block mm.h file in Figure 7.4, we recall that a blockvec is defined as an array of data; we will use each blockvec to store one row or column of data.

The stream variable resides in the hls namespace, we can use that namespace and forgo the hls::stream and instead simply use http://www.ref. the preferred usage is to keep the hls:: in front of the stream to insure code readers that the stream is relevant the word and not C construct from another library so, it avoids having to dealith any potential conflicts that may occur by introducing a new namespace.

The next definitions in this beginning block of de are the variables strm matrix1 element and strm matrix2 element two variables are used as placeholders to populate each blockvec variable that we write into the strm matrix1 and strm matrix2 stream variable struck out variable is used to store the output results from the blockfiomattriourl. Note that this variable uses the data type blockmat which is a two-dimensional BLOCK SIZE × BLOCK SIZE as defined in the block mm.h header file (see Figur Ehe. 4) all definitions are A, B, matrix swout, and matrix hwoulthese are all SIZE × SIZE two-dimensional arrays with the DTYPE data type.

You can name the streams using an initialize this is good practice as it gives better error messages Without the name, the error message provides a generic reference to the stream with the data type. If you have multiple stream declaration the same data type, then you will have to figure out which stream the error is referring to aming the stream variable is done by giving the variable an argument which is the game, hls::stream < blockvec > .strm matrix1("strm matrix1");

The next set of nested initmatrices **for** loops sets the values of the four two-dimensional arrays B, matrix swout, and matrix hwith the variables A and B are input matrices are initialized to a random value between [0,2). We picked the number 512 for no particular reason other than it can fit any 9 bit value in mind that while the DTYPE is set as an **int**, and thus has significantly more range than [0,512), we often move to fixed point values with much smaller rang later in the design optimization proof matrix swout and matrix hwout are both initialized to 0. These are filled in later by calls to the functions matrix watend blockmatmul.

The second part of the testbench is continued in Figure Ris has the last portion of the code from the main function.

The first part of this figure has a complex set of ested for loops. The overall goal of the computation in these for loops is to set up the data from the input matrices **A** and **B** so that it can be streamed to the blockmat from the results of the blockmat function are stored in the matrix hwout array.

The outer two **for** loops are used to step across the input arrays in a blocketomeanmer. see that these both iterate by a step of BLOCK STZIE. next two **for** loops write rows from **A** into strm matrix1 element and the columns from **B** into strm_matrix2 thetomeanthis in an element by element fashion by using the variable k to access the invalidation the rows (columns) and write these into the one dimensional array for each of these 'Redemeenthe'r. that both strm matrix1 element and strm matrix2 element have the datatype block is each, one dimensional ray of size BLOCK SIZELt is meant to hold BLOCK SIZE elements from each row or columnThe inner **for** loop iterates BLOCK SIZE times.strm matrix1 and strm matrix2 stream variables are written to SIZE times at means that has a buffer the entire row (or column) and each element in the buffer holds BLOCK SIZE values.

```
#include "block mm.h"
#include <stdlib.h>
using namespace std;
void matmatmawl(DTYPE A[SIZE][SIZE], DTYPE B[SIZE][SIZE],
DTYPE out[SIZE][SIZE]){
   DTYPE sum = 0;
   for(int \neq 0; i < SIZE; i++){
       for(int j = 0; j < SIZE; j++) {
          sum = 0;
          for(int k = 0; k < SIZE; k++){
              sum = sum + A[i][k] * B[k][j];
           }
          out[i][j] = sum;
       }
   }
}
int main() {
   int fai\models 0;
   hls::stream<blockvec> strm matrix1("strm matrix1");
   hls::stream<blockvec> strm matrix2("strm matrix2");
   blockvec strm matrix1 element, strm matrix2 element;
   blockmat block out;
   DTYPE A[SIZE][SIZE], B[SIZE][SIZE];
   DTYPE matrix swout[SIZE][SIZE], matrix hwout[SIZE][SIZE];
   initmatrices: for(int 0; i < SIZE; i++){
       for(int j = 0; j < SIZE; j++){
           A[i][i] = rand() \% 512;
           B[i][j] = rand() \% 512;
           matrix swout[i][j] = 0;
           matrix hwout[i][j] = 0;
   }
```

//the remainder of this testbench is displayed in the next figure

Figure 7.6:The first part of the testbench for block matrix multiplication is split across two figures since it is too long to display on one pater rest of the testbench is in Figure 7.7.This has a "software" version of matrix multiplications, variable declarations and initializations.

```
// The beginning of the testbench is shown in the previous figure
int main() {
   int row, col, it = 0;
   for(int it1 = 0; it1 < SIZE; it1 = it1 + BLOCK SIZE) {</pre>
      for(int it2 = 0; it2 < SIZE; it2 = it2 + BLOCK SIZE) {
         row = it1; //row + BLOCK SIZE * factor row;
         col = it2; //col + BLOCK_SIZE * factor col;
         for(int k = 0; k < SIZE; k++) {
            for(int = 0; i < BLOCK_SIZE; i++) {
               if(it % (SIZE/BLOCK SIZE) == 0) strm matrix1 element.a[i] = A[row+i][k];
               strm matrix2 element.a[i] = B[k][col+i];
            if(it % (SIZE/BLOCK SIZE) == 0) strm matrix1.write(strm matrix1 element);
            strm matrix2.write(strm matrix2 element);
         blockmatmul(strm matrix1,_strm matrix2, block out, it);
         for(int \neq 0; i < BLOCK_SIZE; i++)
            for(int j = 0; j < BLOCK SIZE; j++)
               matrix hwout[row+i][col+j] = block out.out[i][j];
         it = it + 1;
      }
   }
   matmatmuslw(A, B, matrix swout);
   for(int \neq 0; i<SIZE; i++)
      for(int j = 0; j < SIZE; j++)
         if(matrix swout[i][j] != matrix hwout[i][j]) { fail=1; }
   if(fail==1) cout << "failed" << endl;</pre>
   else cout << "passed" << endl;
   return 0;
}
```

Figure 7.7:The second portion of the block matrix multiply testbeme first part is shown in Figure 7.6.This shows the computation required to stream the data to the blockmation. and the code that tests that this function matches a simpler three **for** loop implementation.

The stream class overloads the >> operator to be equivalent to the write(data) function. This is similar to overloading the read function to the << operator. Thus, the statements strm matrix1.write(strm matrix1 element) and strm matrix1 element >> strm matrix1 perform the same operation.

The final part of this portion of the code to highlight is the **if** sta**Te**resentare correspond to the values **A** matrixEssentiallythese are there so that we do not constantly write the same values to strm matrixEecallthat the values from the **A** matrix are used across secreticated the blockmatmfulnction. See Figure 7.3 for a discussion on this sese **if** statements are placed there to highlight the fact that you should not continually write the same data over is important because the internal code of the blockmatmfulnes a read of this data when it is necessary so if we continued to write this consisted they code would not function correctly do to the fact that this stream is written to more than it is read from.

Now that the input data, the testbench calls the block fraction. After the function call, it receives the partial computed results in the block out value block two for loops but these results into the appropriate locations in the matrix hwout array.

After this complex set ofor loops, the block matrix multiplication is completed the testbench continues to insure that the code is written correctly ses this by comparing the results from the multiple calls to the blockmatumation to results that were computed in the matmatus, which is a much simpler version of matrix matrix multiplication function call, the testbench iterates through both two-dimensional matrices matrix hwout and matrix swould and makes sure that all of the elements are equilifation to one or more element that is not equal, it sets the faliag equal to The testbench completes by printing out failed or passed.

It is important that note that you cannot directly compare the performance of the function blockmatmwith that of code for matrix multiplication, such as the code in Figures 1. is because it takes multiple calls to the blockmatmction in order to perform the entire matrix multiplication is important to always compare apples to apples.

Derive a function to determine the number of times that blockmatmul must be called in order to complete the entire matrix multiplica flois. function should be generically, it should not be assume a specific value of BLOCK SIZE or size of the matrix (i.e., SIZE).

Compare the resource usage of block matrix multiplication versus matrix multiplication. How do the resources change as the size of the matrices increases? Does the block size play a role in the resource usage? What are the general trends, if any?

Compare the performance of block matrix multiplication versus matrix multiplication. How does the performance change as the size of the matrices in the size of the size o

7.4 Conclusion

Block matrix multiplication provides a different way to compute matrix multiplication partial results of the result matrix by streaming a subset of the input matrices to alliunction. function is then computed multiple times in order to complete the entire matrix multiplication computation.

Chapter 8

Prefix Sum and Histogram

8.1 Prefix Sum

Prefix sum is a common kerneled in many applications g., recurrence relations ompaction problems string comparison polynomial evaluation histogram radix sort, and quick sort [11]. Prefix sum requires restructuring in order to create an efficient FPGA design.

The prefix sum is the cumulative sum of a sequence of nurobærs.a sequence of inputs in_n , the prefix sum o_{kl} is the summation of the first n inputs in_n , the prefix sum o_{kl} is the summation of the first n inputs in_n . The following shows the computation for the first four elements of the output sequence out.

$$out_0 = in_0$$

 $out_1 = in_0 + in_1$
 $out_2 = in_0 + in_1 + in_2$
 $out_3 = in_0 + in_1 + in_2 + in_3$
. . .

Of course, in practice we don't want to store and recompute the sum of the previous inputs, so the prefix sum is often computed by the recurrence equation:

$$out_n = out_{n-1} + in_n \tag{8.1}$$

The disadvantage of the recurrence equation is that we must complete over to computing out_n , which fundamentally limits the parallelism and throughput that this computation can be performed n contrast, the original equations have obvious parallelism where each output can be computed independently at the expense of a significant amount of redundant computeation. implementing the recurrence equation is shown in Figure 8.11, we'd like to achieve II = 1 for the loop in the code, but this can be challenging even for such simple condenting this code with Vivado HLS results in behavior like that shown in Figure 8.1.

The way this code is written, each output is written into the output memory out[] and then in the next iteration is read back out of the memory Signer the memory read is has a latency of one, data read from memory cannot be processed until the following classacresselt, such a design can only achieve a loop II of 12 this case there is a relatively easy way to rewrite the code: we can simply perform the accumulation on a separater above than reading the previous value back from the accumulation extra memory accesses in favor of register storage

```
#define SIZE 128
void prefixsum(int in[SIZE], int out[SIZE]) {
   out[0]=in[0];
   for(int = 1; i < SIZE; i++) {
        #pragma HLS PIPELINE
        out[i] = out[i-1] + in[i];
   }
}</pre>
Loop Interval = 2
```

Figure 8.1:Code for implementing prefix sum, and its accompanying behavior.

```
#define SIZE 128
void prefixsum(int in[SIZE], int out[SIZE]) {
   int A = in[0];
   for(int i=0; ≺ SIZE; i++) {
        #pragma HLS PIPELINE
        A = A + in[i];
        out[i] = A;
   }
}
Loop Interval = 1
```

Figure 8.2:Code for implementing an optimized prefix sum, and its accompanying behavior.

is often advantageous in processor code, but in HLS designs it is often more significant since other operations are rarely a performance bottle@edk.that does this is shown in Figure 8.2.

You might ask why the compiler is not able to optimize the memory loads and stores automatically in order to improve the II of the desilgrturns out that Vivado HLS is capable of optimizing loads and stores to arrbyt only for reads and writes within the scope of ingle basic blockYou can see this if we unroll the loop, as shown in Figurite at we also have to add appropriate array partition s in order to be able to read and write multiple values at the interfaces in this case, Vivado HLS is able to eliminate most of the read operations of the out[] array within the body of the loop, but we still only achieve a loop litto is 2 case the first load in the body of the loop is still not able to be rentwo each, however, rewrite the code manually to use a local variable rather than read from the out[] array.

Ideally, when we unrolthe inner loopwe the perform more operations per clock and reduce the interval to compute the functfome unroll by a factor of two, then the performance doubles. A factor offour would increase the performance by factorifequithe performance scales in a linear manner as it is unrolled while this is mostly the cases we unroll the inner loop there are often some aspects of the design that don't cluarder. most circumstances ch as when the iteration space of loops execute for a long time, these aspects represent a small fixed overhea which doesn't contribute significantly to the performance of the overall flower were, as the number of loop iterations decreas be fixed portions the design have more impactible largest fixed component of pipelined loop is the depth to pipeline itself. The controllogic generate by VivatoHLS for a pipelined loop requires the pipeline to completely flush before code after the loop can execute.




Figure 8.3:Optimizing the prefixsum code using unroll, pipeline, and array partition directives.




Figure 8.4:Part a) displays an architecture corresponding to the code in Figure 8.dependence on the outpray can prevent achieving a loop IIIofComputing the recurrence with a local variable as shown in the code in Figure 8.2 able to reduce the latency in the recurrence and achieve a loop II of 1.

Unroll the **for** loop corresponding to the prefix sum code in Figure 8.2 by different factors in combination with array partitioning to achieve a loop **Hot** does the prefixsum function latency change? What are the trends in the resource usages? Why do you think you are seeing these trends? What happens when the loop becomes fully unrolled?

Figure 8.4 shows the hardware architecture resulting from synthesizing the code from Figure 8.1 and Figure 8.2 part a), we can see that the 'loop' in the circuit includes the output memory that stores the out[] array, whereas in part b), the loop in the circuit includes only a register that stores the accumulated value and the output memory is only Similatery ing recurrences and eliminating unnecessary memory accesses is a common practice in optimizing HLS code.

The goal of this section is to show that even a small changes in the code can sometimes have a significant effect on the hardware designme changes may not necessarily be intuitive, but can be identified with feedback from the tool.




Figure 8.5:An example of a histogram.

```
void histogram(int in[INPUT SIZE], int hist[VALUE SIZE]) {
   int val;
   for(int \div 0; i < INPUT_SIZE; i++) {
        #pragma HLS PIPELINE
      val= in[i];
      hist[val] = hist[val] + 1;
   }
}</pre>
```

Figure 8.6 Original code for calculating the histogramfor loop iterates across the input array and increments the corresponding element of the hist array.

8.2 Histogram

A Histogram models the probability distribution of a discrete (signeral a sequence of discrete input values, the histogram counts the number of times each value appears in the total number of input values, the histogram becomes the probability distribution function of the sequence (Creating a histogram is a common function used in image processing, signal processing database processing of many other domains many cases; tis common to quantize high-precision input data into a smaller number to fine part of the histogram computation the purpose of this section, will skip the actual process by which this is done and focus on what happens with the binned data.

Figure 8.5 provides a simple example of binned values, in this case represented by an integer me of binned values, in this case represented by an integer me of a count for each bin, is shown below along with a graphical representation of the histogram, where the height of each bar corresponding to the count of each separ to shows baseline code for the histogram function.

The code ends up looking very similar to the prefix sum in the previor three difference is that the prefix sum is essentially only performing one accumulation, while in the histogram function we compute one accumulation for each definite the difference is that in the prefix sum we added the input value each time, this case we only add When pipelining the inner loops using the pipeline directive return to the same problem as with the code in Figure to the fact that only achieve a loop II of 2 due to the recurrence through the main confidence is




Figure 8.7:An architecture resulting from the code in Figure & & all data from the in array is used to index into the hist array is data is incremented and stored back into the same location.

we are reading from the hist array and writing to the same array in every iteration for the figure 8.7 shows the hardware architecture for the code in Figure 8.6 can see that the hist array has a read and write operation valvariable is used as the index into the hist array, and the variable at that index is read out, incremented, and written back into the same location.

8.3 Histogram Optimization and False Dependencies

Let's look deeper at the recurrence herethe first iteration of the loope read the hist array at some location and write back to the same location. The read operation has a latency of one clock cycle, so the write has to happen in the following herotal the next iteration of the loop, we read at another location. Both x_0 and x_1 are dependent on the input and could take any values owe consider the worst case when generating the clincthits case if $x_0 == x_1$, then the read at location cannot begin until the previous write has completed result, we must alternate between reads and writes.

It turns out that we must alternate between reads and writes $as_0|ang|$ Agsaxe independent. What if they are *not* actually independent? For instance, we might know that the source of data never produces two consecutive pieces of data that actually have the Watartecko inwe do now? If we could give this extra information to the HLS tool, then it would be able to read at location A while writing at location because it could guarantee that they are different addresses. In Vivado HLS, this is done using the **dependence** directive.

The modified code is shown in Figure 8Lere we've explicitly documented (informally) that the function has some preconditions the code, we've added an assert() will ich checks the second precondition Vivado HLS, this assertion is enabled during simulation to ensure that the simulation testvectors meet the required precondition directive captures the effect of this precondition on the circumentaried by the tool lamely it indicates to Vivado HLS that reads and writes to the hist array are dependent only in a particular thresponse, inter-iteration dependencies consisting of a read operation after a write operation (RAW) have a distance of 2In this case a distance of n would indicate that read operations in iteration i + n only depend on write operations in iteration this case we assert that n[i+1] != int[i]t it could be the case that n[i+2] == in[i] so the correct distance is 2.

```
#include <assert.h>
#include "histogram.h"
// Precondition: hist[] is initialized with zeros.
// Precondition: for all in[x] != in[x+1]
void histogram(int in[INPUT SIZE], int hist[YALUE SIZE]) {
    #pragma HLS DEPENDENCE variable=hist inter RAW distance=2
    int val;
    int old = -1;
    for(int \( \delta \); i < INPUT_SIZE; i++) {</pre>
       #pragma HLS PIPELINE
       val = in[i];
       assert(old != val);
       hist[val] = hist[val] + 1;
       old = val;
    }
}
```

Figure 8.8: An alternative function for computing a histograßy, restricting the inputs and indicating this restriction to VivaddHLS via the **dependence** directles can be achieved without significantly altering the code.

In Figure 8.8, we added a precondition to the code, ecked it using an assertion dindicated the effect of the precondition to the toolsing the dependence direct what happens if your testbench violates this precondition? What happens if you remove the assert() call? Does Vivado HLS still check the precondition what happens if the precondition is not consistent with the dependence directive?

Unfortunately, the **dependence** directive doesn't really help us if we are unwilling to accept the additional preconditiont's also clear that we can't directly apply same optimization as with the prefixsum functionince we might need to use of the values stored in the hist array other alternative is implement the hist array with a different technology, for instance we could partition the hist array completely resulting in the array being implemented with flip-flop (FF) resources. Since the data written into a FF on one clock cycle is available immediately on the next clock cycle, this solves the recurrence problem and can be a good solution when a small number of bins are involved. The architecture resulting from such a design is shown in Figure 800 everit tends to be a poor solution when a large number of bins are required only histograms are constructed with hundreds to thousands of bins and for large data sets can require many bits of precision to count all of the inpubs results in a large number of FF resources and a large mux, which also requires logic resour energial large histograms in block RAM (BRAM) is usually a much better solution.

Returning to the code in Figure 8. We see that there are really two separate cases that the architecture must be able to har when the input contains consecutive values in the same bind this case, we'd like to use a simple register to perform the accumulation with a minima amount ofdelay. The second case is when the input does not contain consecutive values in the




Figure 8.9:An architecture resulting from the code in Figure 8.6 when the hist array is completely partitioned.

same bin, in which case we need to read, modify, and write back the result to the themory. case, we can guarantee that the read operation of the hist array can not be affected by the previo write operationWe've seen that both of these cases can be implemented separately, we can combine them into a single desilgen.code to accomplish this is shown in Figure 8h1s0. code uses a local variable old to store the bin from the previous iteration and another local variable accu to store the count for that beach time through the loop we check to see if we are looking at the same bin as the previous iterations, then we can simply increment advance, then we need to store the value in accu in the hist array and increment the correct value in the hist array insteadin either case, we update old and accu to contain the current correct values. architecture corresponding to this code is shown in Figure 8.11.

In this code,we stillneed a **dependence** directive, as in Figure 8.8 however the form is slightly different this case the read and write accesses are to two different addresses in the same loop iterationBoth of these addresses are dependent on the input data and so could point to any individualelement of the hist array. Because of his, Vivado HLS assumes that both othese accesses could access the same location and as a result schedules the read and write operations the array in alternating cyclesulting in a loop II o D. However, looking at the code we can readily see that hist[obt] d hist[vat] an never access the same location because they are in the **else** branch othe conditional (old == val). Within one iteration (an intra-dependence) a read operation after a write operation (RAW) can never occur and hence is a false depetholence. case we are not using the **dependence** directive to inform the doob a precondition of the function, but instead about a property of the code itself.

Synthesize the code from Figure 8.6 and Figure 1860. Is the initiation interval (II) in each case? What happens when you remove the **dependence** directive from the code in Figure 8.10? How does the loop interval change in both cases? What about the resource usage?

For the code in Figure 8.10you might question why a todike Vivado HLS cannot determine this property fact, while in some simple cases like this one better code analysis

```
#include "histogram.h"
void histogram(int in[INPUT SIZE], int hist[YALUE SIZE]) {
   int acc = 0:
   int i, val;
   int old = in[0];
   #pragma HLS DEPENDENCE variable=hist intra RAW false
   for(i= 0; i < INPUT_SIZE; i++) {
       #pragma HLS PIPELINE II=1
       val= in[i];
       if(old == val) {
           acc = acc + 1;
       } else {
          hist[old] = acc;
          acc = hist[val] + 1;
       old = val;
   hist[old] = acc;
}
```

Figure 8.10Removing the read after write dependency from the for his opquires an if/else structure that may seem like it is adding unnecessary complexity to the wesign.it allows for more effective pipelining despite the fact that the datapath is more complicated.

could propagate the **it** ndition property into each brangle must accept that there are some pieces of code where properties of memory accesses are actually **Thred big dest**e. performance in such cases will only be achieved in a static schedule with the addition of user information. Several research works have looked to improve this by introducing some dynamic control logic into the design [60, 44, 19].

A pictorial description of the restructured code from Figure 8.10 is shown in Filgutræll8.11. of the operations are shown here, but the major idea of the functionYisutkeresee the two separate if and else regions (denoted by dotted him esc): variable is replicated twice in order to make the drawing more readable; the actual design will only have one register for that variable. The figure shows the two separate datapaths for the if and the else clause with the computation corresponding to the if clause on the top and the else clause datapath on the bottom.

8.4 Increasing Histogram Performance

With some effort, we've achieved a design with a loopPHexifdusly we have seen how further reducing the execution time acties can be achieved by partialrolling of the inner loop. However, with the histogram function this is somewhat difficult for severa@nexeconson is the challenging recurrence, unless we can break up the input data in some fashion, the computation of one iteration of the loop must be completed with the computation of the next iteration of the loop. A second reason is that with a loop II of the circuit performs a read and a write of the




Figure 8.11A depiction of the datapath corresponding to the code in Figure had are two separate portions corresponding to the **if** and **elseTcle**dings: e shows the important portions of the computation, and leaves out some minor details.

hist array each clock cycle, occupying both ports of a BRAM resource in the FPGA. Previously we have considered array partitioning to increase the number of memory ports for accessing an array but there's not a particularly obvious way to partition the hist array since the access order depend on the input data.

All is not lost, howeveras there is a way we can expose more parallelism by decomposing the histogram computation into two stages the first stage we divide the input data into a number of separate partition has histogram for each partition can be computed independently using a separate instance, often called a Processing Element (PE), of the histogram solution we've developed previously, the second stage, the individual histograms are combined to generate the histogram of the complete data sets his partitioning (or mapping) and merging (or reducing) process is very similar to that adopted by the MapReduce framework [20] and is a common pattern for parallel computation map-reduce pattern is applicable whenever there is recurrence which includes a commutative and associative operation, such as addition in blisis decises shown in Figure 8.12.

The code for implementing this architecture is shown in Figurath & hastogram map function implements the 'maportion of the map-reduce pattern and with instantiated multiple times. The code is very similar to the code in Figure 8. The main difference is that we have added the addition be to initialize the hist arrathe histogram map function takes an input array in which will contain a partition of the data being processed and computes the histogram of that partition in the hist arrathe histogram reduce function implements the 'reduce' portion of the pattern. It takes as input a number of parthabtograms and combines them into complete histogram by adding together the count for each histogram bour code example in Figure 8.13, we have only two processing elements, the merge has two input arrays hist1 and hist2. This can easily be extended to handle more processing elements.




Figure 8.12The histogram computation implemented using a map-reduce patheonessing element (PE) in Part a) is the same architecture as shown in Figure Bhalin array is partitioned and each partition is processed by a separate PE. The merge block combines the individual histograms to create the final histogram.

The new histogram function takes as an input two partitions of the input deta, in the input and input arrayst computes the histogram exich partition using the histogram map function, which are then stored in the hist1 and hist2hæssayesse feed into the histogram reduce function which combines them and stores the result in the histwhitchy; the finadutput of the top level function histogram.

Modify the code in Figure 8.13 to support a parameterizable number NUM **PE**sôf Hint: You'll need to combine some of the arrays into a single array that is correctly partitioned and add some loops that depend on NUM PWhat happens to the throughput and task interval as you vary the number of PEs?

We use the **dataflow** directive in the histogram function in **drolen**able a design with task pipeliningh this case there are three processes instances of the pahtistogram function and one instance of the histogram reduce furwithin a single task the two partialistogram processes can execute concurrently since they work on independent data, while the histogram reduction must execute after since it uses the results from the spagnation processes us, the **dataflow** directive essentially creates a two stage task pipeline with this to partial functions in the first stage and the histogram reduce function in the second Atageth any dataflow design, the intervalof the entire histogram function depends upon the maximum initiation interval of the two stages. The two partial istogram functions the first stage are the same and will have the same interval histogram map. The histogram reduce function while another interval (Histogram reduce). The interval of the toplevel histogram functions functions are functionally functions.

```
#include "histogram parallel.h"
void histogram map(int in[INPUT SIZE/2], int hist[VALUE SIZE]) {
    #pragma HLS DEPENDENCE variable=hist intra RAW false
   for(int \neq 0; i < VALUE_SIZE; i++) {
       #pragma HLS PIPELINE II=1
       hist[i] = 0;
   int old = in[0];
   int acc = 0;
   for(int \( \ddagge 0; i < INPUT_SIZE/2; i++) {</pre>
       #pragma HLS PIPELINE II=1
       int va⊨ in[i];
       if(old == val)  {
           acc = acc + 1;
       } else {
           hist[old] = acc;
           acc = hist[val] + 1;
       old = val;
   hist[old] = acc;
}
void histogram reduce(int hist1[VALUE SIZE], int hist2[VALUE SIZE], int output[VALUE SIZE]) {
   for(int \dip 0; i < VALUE_SIZE; i++) {</pre>
       #pragma HLS PIPELINE II=1
       output[i] = hist1[i] + hist2[i];
}
//Top levelfunction
void histogram(int inputA[INPUT SIZE/2], int inputB[INPUT SIZE/2], int hist[VALUE SIZE]){
   #pragma HLS DATAFLOW
   int hist1[VALUE SIZE];
   int hist2[VALUE SIZE];
   histogram map(inputA, hist1);
   histogram map(inputB, hist2);
   histogram reduce(hist1, hist2, hist);
}
```

Figure 8.13Another implementation of histogram that uses task level parallelism and pipelining. The histogram operation is split into two sub tasks, which are executed in the two histogram map functions. These results are combined in the firmstogram result using the histogram reduce function. The histogram function is the top leventction that connects these three functions together.

What happens when you add or change the locations of the **pipeline** directives? For example, is it beneficial to add a **pipeline** directive to the **for** loop in the histogram reduce function? What is the result of moving the **pipeline** directive into the histogram map function, i.e., hoisting it outside of the **for** loop where it currently resides?

The goal of this section was to walk through the optimization the histogram computation, another small but important kernel of many application application that there are often limits to what tools can understand about our programs cases we must take care in how we write the code and in other cases we must actually give the tool more information about the coor the environment that the code is executing particular, properties about memory access patterns often critically affect the ability. To generate correct and efficient hardware. Vivado HLS, these properties can be expressed using the dependence directives these optimizations might even be counter-intuitive, such as the addition of the if/else control structure in 8.10. In other cases optimizations might require some creativity, as in applying the map-reduce pattern in Figures 8.12 and 8.13).

8.5 Conclusion

In this section, we've looked at the prefix sum and histogram kerhlehough these functions seem differenthey both contain recurrences through a memory actions recurrences can limit throughput if the memory access is not piperlibed cases, by rewriting the code we can remove the recurrence. the case of the prefix sum, this is much easier since the access patterns are deterministion the case of the histogram we must rewrite the code to address the recurrence or ensure that recurrence never happens in practical rease we needed a way to describe to Vivado HLS information about the environment or about the code itself that the tool was unable to determine for itself is information is captured in the **dependence** directly we looked at ways of parallelizing both algorithms yet further they could process a number of data samples each clock cycle.

Chapter 9

Video Systems

9.1 Background

Video Processing is a common application for FROGAs reason is that common video data rates match well the clock frequencies that can achieved with moder Frogas ance, the common High-Definition TV format known as FullHD or 1080P60 video require $\frac{\text{pixels}}{\text{line}}$ 20 108 $\frac{\text{pixels}}{\text{lame}}$ * $60\frac{\text{frames}}{\text{second}}$ = 124, 416, $0\frac{\text{pixels}}{\text{second}}$.

When encoded in a digitaldeo streamthese pixels are transmitted along with some blank pixels at 148.5 MHz, and can be processed in a pipelined FPGA circuit at that fredigency. data rates can also be achieved by processing multiple samples per clodketade on how digital video is transmitted willome in Section 9.1.2Another reason is that video is mostly processed in *scanline order* line-by-line from the top left pixel to the lower right pixel, as shown in Figure 9.1.This predictable order allows highly specialized memory architectures to be constructed in FPGA circuits to efficiently process video without excess stretages on these architectures will come in Section 9.2.1

Video processing is also a good target application for HLS. Firstly, video processing is typically tolerant to processing laten Many applications can tolerate severathes of processing delay, although some applications may limit the overall delay to less than one framewalt, highly pipelined implementations can be generated from throughput and clock constraints in HLS with little concern for processing late be goodly, video algorithms are often highly non-standardized and developed based on the perstanded or intuition of an algorithm expertis leads them to be developed in a high-leven guage where they can be quickly developed and simulated on




Figure 9.1:Scanline processing order for video frames.

sequences interest. It is not uncommon for FullHD video processing algorithms to run at 60 frames per second in an FPGA system, one frame per second in synthesizable C/C++ code running on a development laptdput only one frame per hour (or slower) in an RTL simulatastly, video processing algorithms are often easily expressed in a nested-loop programming style that is amenable to HLS. This means that many video algorithms can be synthesized into an FPGA circuit directly from the C/C++ code that an algorithm developer would write for prototyping purposes anyway

9.1.1 Representing Video Pixels

Many video input and output systems are optimized around the way that the human vision system perceives lightOne aspect ofhis is that the cones in the eywhich sense coloare sensitive primarily to redgreen and blue lightOther colors are perceived as combinations of meeth, and blue lightAs a result, video cameras and displays mimic the capabilities of the human vision system and are primarily sensitive or capabilities of a total blue light and pixels are often represented in the RGB colorspace as a combination of red, green, and blue components Most commonly each component is represented with 8 bits for a total of 24 bits per pixel, although other combinations are possible, such as 10 or even 12 bits per pixel in high-end systems.

A second aspect is that the human visuyatem interprets brightness with somewhat higher resolution than coloHence, within a video processing system it is common to convert from the RGB colorspace to the YUV colorspace, hich describes pixels as a combination to the U and V components (U and V). This allows the color information contained in the U and V components to be represented independent the defightness information in the Y component. One common video formation as YUV422 represents two horizontally adjacent pixels with two Y values, one U value and one V value. Format essentially includes a simple form of video compression called chroma subsampling the rommon video format, YUV420, represents four pixels in a square with 4 Y values U value and one V valuer reducing the amount of data required Video compression is commonly performed on data in the YUV colorspace.

A third aspect is that the rods and codes in eye are more sensitive to green light than red or blue light and that the brain primarily interprets brightness primarily from gasen riesoutt, solid-state sensors and displays commonly use a mosaic pattern, such as the Bayer pattern[7] whi consists of 2 green pixels for every red or blue heixend result is that higher resolution images can be produced for the same number of pixel elements, reducing the manufacturing cost of sensor and displays.

Video systems have been engineered around the human visual system for really years. earliest black and white video cameras were primarily sensitive to blue-green light to match the eye's sensitivity to brightness in that color ratiogreever, they were unfortunately not very sensitive to red lights a result red colors (such as in makeup) didn't look right on camera. The solution was decidedly low-tachors wore garish green and blue makeup.

9.1.2 DigitaVideo Formats

In addition to representing individual pixels, digital video formats must also encode the organization of pixels into video frames.many cases is done with synchronization or *sync* signals that indicate the start and stop of the video frame in an otherwise continuous sequemse mediately. standards (such as the Digitate Interface or *DVI*) sync signals are represented as physically




Figure 9.2:Typical synchronization signals in a 1080P60 high definition video signal.

separate wires no other standards (such as the Digitelevision Standard BTIR 601/656) the start and stop of the sync signal epresented by special values that don't otherwise occur in the video signal.

Each line of video (scanned from left to right) is separated by a <code>Horbsymtalulse</code>. The horizontalync is active for a number of cles between each video limeaddition, there are a smallnumber of pixels around the pulse where the horizontals not active but there are not active video pixels These regions before and after the horizontals pulse are called the <code>HorizontalFront Porch</code> and <code>HorizontalSack Porch</code>, respectively Similarly, each frame of ideo (scanned from top to bottom) is separated by a <code>Vertical Synthenset</code> tical sync is active for a number of lines between each video <code>Manteet</code> that the vertical sync signal only changes at the start of the horizontal sync signal falere are also usually corresponding <code>VerticalPorch</code> and <code>VerticalBack Porch</code> areas consisting of video lines where the vertical sync is not active, but there are not active video pixels either addition, most digital video formats include a Data Enable signal that indicates the active video pixels ther, all of the video pixels that aren't active are called the <code>Horizontallanking Interval</code> and <code>VerticalBlanking Interval</code> These signals are shown graphically in Figure 9.2.

The format ofdigital video signals isin many ways an artifact of the original analog television standards, such as NTSC in the United States and PAL in many European countries. Since the hardware for analog scanning of Cathode Ray Tubes contained circuits with limited slew rates the horizontain did vertically not intervals allowed time for the scan recover to the beginning of the next line ese sync signals were represented by a large negative value in the video signal addition, since televisions were not able to effectively display pixels close to the strong sync signal, the front porches and the back porches were introduced to increase the amount of the picture that could be shown then many televisions were designed with overscan, where up to 20% of the pixels at the edge the frame were not visible.


The typical 1080P60 video frame shown in Figure 9.2 contains a total 200 * 1125 data samples. At 60 frames per second his corresponds to an overal mple rate of 48.5 Million samples per second his is quite a bit higher than the average rate of the video pixels in a

```
#include "video common.h"
unsigned char rescale(unsigned char val, unsigned char offset, unsigned char scale) {
   return ((val offset) * scale) >> 4;
}
rgb pixelescale pixel(rgb pixelescale) {
   #pragma HLS pipeline
   p.R = rescale(p.R, offset, scale);
   p.G = rescale(p.G, offset, scale);
   p.B = rescale(p.B, offset, scale);
   return p;
}
void video filter rescale(rgb prixedin[MAX HEIGHT][MAX WIDTH],
rgb pixebixelout[MAX HEIGHT][MAX WIDTH],
unsigned char min, unsigned char max) {
   #pragma HLS interface ap hs port =quixel
   #pragma HLS interface ap hs port =ipixel
   row loop:
   for (int row = 0; row < MAX WIDTH; row++) {
      colloop:
      for (int co# 0; col< MAX_HEIGHT; col++) {</pre>
          #pragma HLS pipeline
          rgb pixeb = pixeln[row][col];
          p = rescale pixel(p,min,max);
          pixelout[row][col] = p;
      }
   }
}
```

Figure 9.3:Code implementing a simple video filter.

frame,1920 * 1080 * 60 = 124.4 Million pixels per **Mosshm**hodern FPGAs can comfortably process at this clock rateften leading to 1 sample-per-clock cycle architects were that use higher resolutions ich as 4K by 2K for digitatinema or higher frame rates ich as 120 or even 240 frames per second often require more the one sample to be processed per clock cycle Remember that such architectures can often be generated by unrolling loops in HLS (see Section 1.4.2). Similarly, when processing lower resolutions or frame matters each sample over multiple clocks may be preferable, abling operator sharing such architectures can often be generated by increasing the II of loops.

For instance, the code shown in Figure 9.3 illustrates a simple video processing application that processes one sample per clock cycle with the loop implemented had be is written with a nested loop over the pixels in the imagedowing the scanline order shown in 9Ah. II=3 design could share the rescale function computed for each component, enabling reduced area usa Unrolling the inner loop by a factor of 2 and partitioning the input and the output arrays by an



void video filter(rgb pixeelin[MAX HEIGHT][MAX WIDTH],
rgb pixepixelout[MAX HEIGHT][MAX WIDTH]) {
 #pragma HLS interface ap memory port == utixeThe default
 #pragma HLS interface ap memory port == pixethe default

Figure 9.4:Integration of a video design with BRAM interfaces.


appropriate factor of 2 could enable processing 2 pixels every clock cycle in an II=Thidesign. case is relatively straightforwaidce the processing of each component and of individual pixels is independenMore complicated functions might not benefit from resource sharing, or might not be able to process more than one pixel simultaneously.

A high-speed computer vision application processes small video frames of 200 * 180 pixels at 10000 frames per secondis application uses a high speed sensor interfaced directly to the FPGA and requires no sync signals many samples per clock cycle would you attempt to process? Is this a good FPGA application? Write the nested loop structure to implement this structure using HLS.

9.1.3 Video Processing System Architectures

Up to this point,we have focused on building video processing applications without concern for how they are integrated into a systemmany cases, uch as the example code in Figure 9.12, the bulk of the processing occurs within a loop over the pixels and can process one pixel per clock when the loop is active, this section we will discuss some possibilities for system integration.

By default, Vivado HLS generates a simple memory interface for interface hisayser-face consists of address and data signals and a write enable signal in the case of a write interface. Each read or write of data is associated with a new address and the expected latency through the memory is fixedlt is simple to integrate such an interface with on-chip memories created from Block RAM resources as shown in Figure Mewever Block RAM resources are generally a poor choice for storing video data because of the large size of each frame, which would quickly exhaust the Block RAM resources even in large expensive devices.




```
void video filter(pixpixelin[MAX HEIGHT][MAX WIDTH],
pixelt pixelout[MAX HEIGHT][MAX WIDTH]) {
    #pragma HLS interface mpaort = pixelout
    #pragma HLS interface mpaort = pixelout
```

Figure 9.5:Integration of a video design with external memory interfaces.

For 1920x1080 frames with 24 bits per pixel, how many Block RAM resources are required to store each video frame? How many frames can be stored in the Block RAM of the FPGA you have available?

A better choice for most video systems is to store video frames in externoally typically some form of double-data-rate (DDR) membroical system integration with external memory is shown in Figure 9. An FPGA component known as external memory controller implements the external DDR interface and provides a standardized interface to other FPGA components through a common interface uch as the ARM AXI4 slave interface [6]FPGA components typically implement a complementary master interface which can be directly connected to the slave interface of the external memory controller or connected through specialized AXI4 interconnect components. The AXI4 interconnect allows multiple multiple master components to access a number of components. This architecture abstracts the detailstbe external memory allowing different external memory components and standards to be used interchangeably without modifying other FPGA components.

Although most processor systems are built with caches and require them for high performance processing, it is typical to implement FPGA-based video processing systems as shown in 9.5 without on-chip caches a processor system, the cache provides low-latency access to previously accessed data and improves the bandwidth **access** to externathemory by always reading or writing complete cache linescome processors also use more complex mechanisms prefetching and speculative reads in order to reduce externationy latency and increase externationy bandwidth. For most FPGA-based video processing systems simpler techniques leveraging line buffers and window buffers are sufficient to avoid fetching any data from revelence more than once, due to the predictable access patterns of most video algorithms lly, Vivado HLS is capable of scheduling address transactions sufficiently early to avoid stalling computation due to external memory latency and is capable of statically inferring burst accesses from consecut



```
void video filter(pikpixelin[MAX HEIGHT][MAX WIDTH],
pixelt pixelout[MAX HEIGHT][MAX WIDTH]) {
    #pragma HLS interface specit = pixelout
    #pragma HLS interface specit = pixelout
```

Figure 9.6:Integration of a video design with external memory interfaces through a DMA component.

```
void video filter(pikpixelin[MAX HEIGHT][MAX WIDTH],
pixelt pixelout[MAX HEIGHT][MAX WIDTH]) {
    #pragma HLS interface ap hs port = quikel
    #pragma HLS interface ap hs port = ipixel


void video filter(hls::stream < pixepixepixepixeln,
hls::stream < pixel & pixebut) {</pre>
```

Figure 9.7:Coding styles for modelling streaming interfaces in HLS.

memory accesses.

An alternative externamemory architecture is shown in Figure 9n6this architecturean accelerator is connected to an externamed to Memory Access (DMA) component that performs the details of generating addresses to the memory continuous. Details a stream of data to the accelerator for processing and consumes the data produced by the accelerator and writes it back to memory Vivado HLS, there are multiple coding styles that can generate a streaming interface, as shown in Figure Qual possibility is to model the streaming interfaces aslarrays. this case the C code is very similar to the code seen previously different interface directives are used An alternative is to mode the streaming interface explicitlying the hls::stream<> class. In either case, some care must be taken that the order of data generated by the DMA engine is the same as the order in which the data is accessed in the C code.

One advantage of streaming interfaces is that they allow multiple accelerators to be composed in a design without the need to store intermediate values in external streams systems can be built without external memory at all, by processing pixels as they are received on an input interface (such as HDMI) and sending them directly to an output interface, as shown in



```
void video filter(pikpixelin[MAX HEIGHT][MAX WIDTH],
pixelt pixelout[MAX HEIGHT][MAX WIDTH]) {
    #pragma HLS interface ap hs port =quikel
    #pragma HLS interface ap hs port =ipixel
```

Figure 9.8:Integration of a video design with streaming interfaces.

Figure 9.8.Such designs typically have accelerator throughput requirements that must achieved in order to meet the strict real-time constraints at the external intervioles at least one frame buffer in the system provides more flexibility to build complex algorithms that may be hard to construct with guaranteed throughpaframe buffer can also simplify building systems where the input and output pixel rates are different or potentially unrelated (such as a system that receive an arbitrary input video format and outputs an different arbitrary format).

9.2 Implementation

When actually processing video in a system it is common to factor out the system integration aspects from the implementation of video processing algorithms emainder of this chapter we will assume that input pixels are arriving in a stream of pixels and must be processed in scanlir order. The actual means by which this happens is largely unimportant, as long as HLS meets the required performance goals.

9.2.1 Line Buffers and Frame Buffers

Video processing algorithms typically compute an outputopixællue from a nearby region of input pixels, often called a *window* Conceptuallythe window scans across the input image, selecting a region of output pixels that can be used to compute the corresponding output pixel. instance, Figure 9.9 shows code that implements a 2-dimensional filter on a violate of output pixel.

In Figure 9.9, there is the code **int** \forall irow+i-1; **int** wj = col+j-Explain why these expressions include a 'Hiht: Would the number change if the filter were 7x7 instead of 3x3?

```
rgb_pixefilter(rgb_pixefindow[3][3]) {
 const char h[3][3] = \{\{1, 2, 1\}, \{2, 4, 2\}, \{1, 2, 1\}\};
 int r = 0, b = 0, g = 0;
i_loop: for (int\neqi 0; i< 3; i++) {
 j_{loop}: for (int j = 0; j < 3; j++) {
    r += window[i][j].R * h[i][j];
    g += window[i][j].G * h[i][j];
    b += window[i][j].B * h[i][j];
  }
 }
 rgb pixebutput;
 output.R = r / 16;
 output.G = g / 16;
 output.B = b / 16;
 return output;
}
void video 2dfilter(rgb prixedlin[MAX HEIGHT][MAX WIDTH],
        rgb_pixebixelout[MAX_HEIGHT][MAX_WIDTH]) {
 rgb pixewindow[3][3];
row loop: for (int row = 0; row < MAX HEIGHT; row++) \{
 colloop: for (int c<del>o</del>|0; co|< MAX_WIDTH; co|++) {
#pragma HLS pipeline
    for (int \neq 0; i < 3; i++) {
      for (int j = 0; j < 3; j++) {
       int wi= row + i-1;
       int wi = co + i - 1;
       if (wi < 0 \mid | wi > = MAX \mid HEIGHT \mid | wj < 0 \mid | wj > = MAX \mid WIDTH) 
         window[i][j].R = 0;
         window[i][j].G = 0;
         window[i][j].B = 0;
       } else
         window[i][j] = pixe[wi][wj];
      }
    }
    if (row == 0 || ce = 0 || row == (MAX HEIGHT -1) || ce = (MAX WIDTH -1)) {
      pixelout[row][col].R = 0;
      pixelout[row][col].G = 0;
      pixelout[row][col].B = 0;
    } else
      pixelout[row][col] = filter(window);
```

Figure 9.9:Code implementing a 2D filter without an explicit line buffer.

Note that in this codemultiple reads of pixiel must occur to populate the window memory and compute one output pixelf. only one read can be performed per cythen this code is limited in the pixelf that it can support. Essentially this is a 2-Dimension of the one-tap-per-cycle filter from Figure Ilr8 addition, the interfacing options are limited cause the input is not read in normatan-line order (This topic will be dealt with in more detail Section 9.1.3.

A key observation about adjacent windows is that they often overlap, implying a high locality of referenceThis means that pixels from the input image can be buffered locally or cached and accessed multiple times refactoring the code to read each input pixel exactly once and store the result in a local memory, a better result can be achieved systems, the local buffer is also called a line buffer, since it typically stores several lines of video around the inveited fivers are typically implemented in block RAM (BRAM) resources, while window buffers are implemented using flip-flop (FF) resource effectored code using a line buffer is shown in Figure Matte. that for an NxN image filter, only N-1 lines need to be stored in line buffers.

The line buffer and window buffer memories implemented from the code in Figure 9.10 are shown in Figure 9.1 Each time through the loop, the window is shifted and filled with one pixel coming from the input and two pixels coming from the line buffeticionally the input pixel is shifted into the line buffer in preparation to repeat the process on the nexhbution that in order to process one pixel each clock cycle, most elements of the window buffer must be read from and written to every clock cyclen addition, after the 'i'loop is unrolledeach array index to the window array is a constaint this case, Vivado HLS will convert each element of the array into a scalar variable (a process called scalarizat Most of the elements of the window array will be subsequently implemented as Flip Flops ilarly each row of the line buffer is accessed twice (being read once and written on the code explicitly directs each row of the line buffer array to be partitioned into a separate membory most interesting values of MAX WIDTH the resulting memories will be implemented as one or more Block Noval that each Block RAM can support two independent accesses per clock cycle.

Line buffers are a special case of a more general concept known as a *reuse buffer*, which is often used in stencil-style computatibingh-level synthesis of reuse buffers and line buffers from code like Figure 9.9 is an area of active reserchor instance [8][31].

Vivado HLS includes hls::line buffer<> and hls::window buffer<> classes that simplify the management of window buffers and line buffers.

For a 3x3 image filteoperating on 1920x1080 images with 4 bytes per-poiwer frame from a 3x3 image filteoperating on 1920x1080 images with 4 bytes per-poiwer frame from a 3x3 image filteoperating on 1920x1080 images with 4 bytes per-poiwer frame frame from a 3x3 image filteoperating on 1920x1080 images with 4 bytes per-poiwer frame fra

9.2.2 CausaFilters

The filter implemented in Figure 9.10 reads a single input pixel and produces a single output pixel each clock cycle, however the behavior is not quite the same as the code in Figure 9.18. is computed from the window of previously read pixelish is 'up and to the left the pixel being produced a result, the output image is shifted 'down and to the right tive to the

```
void video 2dfilter linebuffer(rgbpixixim[MAX HEIGHT][MAX WIDTH],
               rgb pixebixelout[MAX HEIGHT][MAX WIDTH]) {
#pragma HLS interface ap hs port =quikel
#pragma HLS interface ap hs port≢pixel
 rgb pixewindow[3][3];
 rgb pixelline buffer[2][MAX WIDTH];
#pragma HLS array partition variable=line buffer complete dim=1
row loop: for (int row = 0; row < MAX HEIGHT; row++) \{
 colloop: for (int c<del>o</del>l0; col< MAX_WIDTH; col++) {
#pragma HLS pipeline
    for(int \neq 0; i < 3; i++) {
      window[i][0] = window[i][1];
      window[i][1] = window[i][2];
    }
    window[0][2] = (line buffer[0][col]);
    window[1][2] = (line buffer[0][col] = line buffer[1][col]);
    window[2][2] = (line buffer[1][col] \pm n[prioxed][col]);
    if (row == 0 || ce = 0 ||
      row == (MAX HEIGHT - 1) ||
      col == (MAX_WIDTH - 1)) {
      pixelout[row][col].R = 0;
      pixelout[row][col].G = 0;
      pixelout[row][col].B = 0;
    } else {
      pixelout[row][col] = filter(window);
```

Figure 9.10Code implementing a 2D filter with an explicit line buffer.




Figure 9.11Memories implemented by the code in FigureTaese memories store a portion of the input image shown in the diagram on the right at the end of a particular iteration of the loop. The pixels outlined in black are stored in the line buffer and the pixels outlined in red are stored in the window buffer.

input image. The situation is analogous to the concept of causahon-causafilters in signal processing Most signal processing theory focuses on casus because only causidlers are practical for time sampled signals (vehgere x[n] = x(n*T) and y[n] = y(n*T)).

A *causal* filter h[n] is a filter where $\forall k < 0$, $h[k] \triangle finite$ filter h[n] which is not causal can be converted to a causal $\hat{h}[te]$ rby delaying the taps of the filter $s\hat{b}[th] \Rightarrow h[n-D]$. The output of the new filter $\hat{x} \otimes \hat{h}$ is the same as a delayed output of the old filter $y = x \otimes h$. Specifically, $\hat{y}[n] = y[n-D]$.

Prove the fact in the previous aside using the definition of the convolution for $y = x \otimes hy[n] = \sum_{k=-\infty}^{p} x[k] * h[n-k]$

For the purposes of this book ost variables aren't time-sampled signals and the times that individualinputs and outputs are created may be determined during the synthesis forcess. systems involving time-sampled signals, we treat timing constraints as a constraint during the HLS implementation process.long as the required task latency is achieved, then the design is correct.

In most video processing algorithms, the spatial shift introduced in the code above is undesirable and needs to be eliminated though there are many ways to write code that solves this problem, a common way is known as extending the iteration don't his needs his problem, the loop bounds are increased by a small mount so that the first input pixel read on the first loop iteration ut the first output pixels not written untilater in the iteration space modified version of he filter code is shown in Figure 9. The behavior of this code is shown in Figure 9. The behavior of this code is shown in Figure 9. The data dependencies are satisfied in exactly the same way and that the implemented infant, is, implementable.

```
void video 2dfilter linebuffer extended(
               rgb_pixebixelin[MAX_HEIGHT][MAX_WIDTH],
               rgb_pixebixelout[MAX_HEIGHT][MAX_WIDTH]) {
#pragma HLS interface ap hs port=quikel
#pragma HLS interface ap hs portipixel
 rgb pixewindow[3][3];
 rgb pixeline buffer[2][MAX WIDTH];
#pragma HLS array partition variable=line buffer complete dim=1
row loop: for(int row = 0; row < MAX HEIGHT+1; row++) \{
 colloop: for(int c<del>o</del>|0; co|< MAX_WIDTH+1; co|++) {
#pragma HLS pipeline II=1
    rgb pixebixel;
    if(row < MAX HEIGHT && cot MAX_WIDTH) {
      pixel= pixelin[row][col];
    for(int \neq 0; i < 3; i++) {
      window[i][0] = window[i][1];
      window[i][1] = window[i][2];
    if(col< MAX_WIDTH) {</pre>
      window[0][2] = (line buffer[0][col]);
      window[1][2] = (line buffer[0][col] = line buffer[1][col]);
      window[2][2] = (line buffer[1][col] = pixel);
    if(row >= 1 \&\& col = 1) {
      int outrow = row-1:
      int outco\neq col-1;
      if(outrow == 0 || oute⊕ = 0 ||
          outrow == (MAX HEIGHT-1) || out extremely (MAX_WIDTH-1)) {
       pixelout[outrow][outcol].R = 0;
       pixelout[outrow][outcol].G = 0;
       pixelout[outrow][outcol].B = 0;
      } else {
       pixelout[outrow][outcol] = filter(window);
```

Figure 9.12:Code implementing a 2D filter with an explicit line buffer iteration space is extended by 1 to allow the filter to be implemented without a spatial shift.





Figure 9.13Results of different filter implementations: eference output in image b is produced by the code in Figure 9.5 he shifted output in image c is produced by the code in Figure 9.10. The output in image d is produced by the code in Figure 9.12 and is identical to image b.











- a) Original input
- b) Zero extension c) Constant extension d) Reflect extension

Figure 9.15Examples of the effect of different kinds of boundary conditions.

9.2.3 Boundary Conditions

In most cases the processing window contains a regiothefinput image. Howevernear the boundary of the input image the filter may extend beyond the boundary to input image. Depending on the requirements of different applications, there are many different ways of account for the behavior ofhe filter near the boundary Perhaps the simplest way to account for the boundary condition is to compute a smaller output image that avoids requiring the values of input pixels outside of the input image weverin applications where the output image size is fixed, such as DigitaTelevision,this approach is generally unacceptalbleaddition,if a sequence of filters is required, dealing with a large number images with slightly different sizes can be somewhat cumbersome. The code in Figure 9.10 creates an output with the same size as the input by padding the smaller output image with a known value (in this case, the collaborate)ely, the missing values can be synthesized, typically in one of several ways.

- Missing input values can be filled with a constant
- Missing input values can be filled from the boundary pixel of the input image.
- Missing input values can be reconstructed by reflecting pixels from the interior of the input image.

Of course, more complicated and typically more computationally intensive schemes are also used.

One way ofwriting code to handle boundary conditions is shown in Figure 97hi6.code computes an offset address into the window buffer for each thisely indow buffer however, there is a significant disadvantage in this code since each read from the window buffer is at a variable address his variable read results in multiplexers before the filter is comported. N-by-N tap filter, there willbe approximately N*N multiplexers with N inputs eafoh.simple filters, the cost of these multiplexers (and the logic required to compute the correct indexes) can dominate the cost of computing the filter.

An alternative technique is to handle the boundary condition when data is written into the window buffer and to shift the window buffer in a regular palttethis casethere are only N multiplexers, instead of N*N, resulting in significantly lower resource usage.

Modify the code in Figure 9.16 to read from the window buffer using constant addresses. How many hardware resources did you save?

```
void video 2dfilter linebuffer extended constant(
 rgb_pixebixelin[MAX_HEIGHT][MAX_WIDTH], rgb_pixebelout[MAX_HEIGHT][MAX_WIDTH]) {
#pragma HLS interface ap hs port =quikel
#pragma HLS interface ap hs portipixel
 rgb pixewindow[3][3];
 rgb pixelline buffer[2][MAX WIDTH];
#pragma HLS array partition variable=line buffer complete dim=1
row loop: for(int row = 0; row < MAX HEIGHT+1; row++) \{
 colloop: for(int c<del>o</del>|0; co|< MAX_WIDTH+1; co|++) {
#pragma HLS pipeline II=1
    rgb pixebixel;
    if(row < MAX HEIGHT && cot MAX_WIDTH) {
      pixel= pixelin[row][col];
    }
    for(int \neq 0; i < 3; i++) {
      window[i][0] = window[i][1];
      window[i][1] = window[i][2];
    if(col< MAX_WIDTH) {</pre>
      window[0][2] = (line buffer[0][col]);
      window[1][2] = (line buffer[0][col] = line buffer[1][col]);
      window[2][2] = (line buffer[1][col] = pixel);
    if(row >= 1 \&\& co = 1) {
      int outrow = row-1;
      int outco≠ col−1:
      rgb_pixewindow2[3][3];
      for (int \neq 0; i < 3; i++) {
       for (int j = 0; j < 3; j++) {
         int wi. wi:
         if (i < 1 – outrow) w \neq 1 – outrow;
         else if (⇒ = MAX_HEIGHT - outrow + 1) w MAX_HEIGHT - outrow;
         else w⊨ i:
         if (i < 1 - outcol) wi = 1 - outcol;
         else if (i \ge MAX WIDTH - outcell) wj = MAX WIDTH - outcel;
         else wj = j;
         window2[i][j] = window[wi][wj];
       }
      pixelout[outrow][outcol] = filter(window2);
```

Figure 9.16.Code implementing a 2D filter with an explicit line buffer and constant extension to handle the boundary conditianthough correct, this code is relatively expensive to implement.

9.3 Conclusion

Video processing is a common FPGA application and are highly amenable to HLS implementation. A key aspect of most video processing algorithms is a high degree of data-locality enabling either streaming implementations or applications with local buffering and a minimum amount of external memory access.

Chapter 10

Sorting Algorithms

10.1 Introduction

Sorting is a common algorithm in many systems a core algorithm for many data structures because sorted data can be efficiently searched in $O(\log n)$ time using bin for example, given an sequence of elements:

$$A = \{1, 4, 17, 23, 31, 45, 74, 76\}$$
 (10.1)

We can find whether a number exists in this set of data without comparing it against all 8 element Because the data is sorted we can start by picking an element in the middle of the array and chec to see whether our number is greater than or less than the element ple, if we were looking to find the element 45, we could start by comparing with A (0..4) from further comparison and only consider A (5..7).

$$A = \{ 1, 1, 1, 2, 3, 3, 45, 74, 76 \}$$
 (10.2)

Next if we compare with A(6) = 744e see that 45 < 740 we can eliminate ablut A(5) from consideration.

$$A = \{ 1, 1, 1, 2, 3, 3, 3, 4, 76 \}$$
 (10.3)

One additionatomparison with A(5) allows us to determine that 45 is indeed contained in the sequence.

In our example, the sequence A could represent a variety of different could represent a mathematical set and searching for an element in the sequence could tell us whether a value ex in the set. A could also represent only a portion of the date; called a keywhich is useful for indexing the rest of the information. For instance, the key could be a person's nameter searching based on the key then we know the position where the rest of the data about the person such as their birthdates, stored. In yet other cases, he key could be something more abstract, such as a cryptographic hash of some data or land their case, the order that the data is stored is likely to be randomized, but we can still find it if we know the right cryptographic hash to search for. In each case, the fundamental operations of required for sorting and searching are pretty much the same, primarily we need to have the ability to compare two different that we will mostly ignore these differences.

There are a wide variety different sorting techniques that have been studied in processor systems[36] These different algorithms vary in terms that fundamenta $O(n \log n)$ comparisons to sort $n \in O(n \log n)$ comparisons to some conditions to som

could search for the right location to insert a new value in a sorted data set with $O(\log n)$ comparisons using binary searth insert n elements this process would need to be repeated n times, once for each element.

In practice, the cost of inserting an element can be significant, depending on the data structure being sorted. In processor systems a variety factors influence overallerformance such as memory locality when processing large data sets or their ability to easily parallelize across multiple cores. In HLS, we have similar considerations where it is common to trade off increased resource usage for reduced processing tilmenany cases his might require a variety of algorithms and implementation techniques in order to obtain the best best techniques for making these tradeoffs are an area of active research [45, 54, 49].

Characteristics other than performance also affect the choice of sortingFalgioristhmse, we might consider:

- **Stability:** A sort is a stable if when two items in the input data have the same, they will appear in the same order on the of the data appears, we might sort a set of records containing people's names and ages using the ages as the shorthkein put data John appears before Jane, and both are 25 years stable sort will ensure that John and Jane remain in the same order after sorting.
- Online: The algorithm allows for data to be sorted as it is re this end in be particularly valuable when data is not accessible when the sort starts or must be read in sequence from external storage.
- **In-place:**A list with n elements can be sorted using n memory ele**forene**salgorithms require additional storage during the sorting process.
- Adaptive: It is efficient for data that is already relatively sor Feed. example if data is already sorted, then some algorithms might run fastier Jie gar O(n) time.

10.2 Insertion Sort

Insertion sort is one of the basic sorting algorithms: ks by iteratively placing the items of an array into sorted order and builds the sorted array one element at **Eatim** teration selects an unsorted element and places it in the appropriate order within the previously sorted elements. It then moves onto the next elements continues until all of the elements are considered, the entire array is sorted.

To make this more formal, assume that we are given an input array A that should be put into sorted order. The base case is the first element that array A[0] which by default is a sorted subarray (since it is only one element). next step is to consider element A[1], and place it into the sorted subarray such that the new subarray (with two elements) is also that the each step, we take the new element A[n] we have iterated across and the elements of AAt each step, we take the new element A[n] insert it into the proper location such that the subarray A[0..i-1] remains sorted Figure 10.1 gives a step by step view of insertion sort operating on an array. The first line is trivial we consider only the first value 3 which makes a subarray with one element Any subarray with one element is in sorted The second line places the second value 2 into the sorted subarray, he end result is that the value 2 is placed into the first element of the sorted subarray, which shifts the previous sorted element 3 to the rather line moves the third entry of the initial ray into its appropriate place in the sorted subarrath is case, since A[2] = 5, it is already in its correct local thousand an input and in the sorted subarrath is case, since A[2] = 5, it is already in its correct local that it is a nothing needs to happeline fourth line

```
{ 3,2, 5, 4, 1}
{ 3,2, 5, 4, 1}
{ 2, 35, 4, 1}
{ 2, 3, 54, 1}
{ 2, 3, 4, 51,}
{ 1, 2, 3, 4, 5}
```

Figure 10.1: The Insertion Sort algorithm operating on an arrheyinitial array is shown at the top. In each step of the algorithm underlined algorithm is considered and placed into sorted order of the elements to it's lafteach stage, the shaded elements are in sorted order.

Figure 10.2:The complete code for insertion some outer **for** loop iterates across the elements one at a timeThe inner **while** loop moves the current element into sorted place.

considers the value This is moved into its appropriate place, shifting 5 to the inglity, the fifth line considers the placement of the values lis placed into the first location of the array, and all of the previous sorted values are shifted by one location.

Insertion sort is a stablenline,in-place, adaptive sorting algorithmecause of these properties, insertion sort is often preferred when sorting samallys or as a base case in a recursive sorting algorithm for example, more complex algorithms might decompose a large data set into a number of smaller arrays and then these small arrays will be sorted using inserve to the sorted by combining the sorted arrays.

10.2.1 Basic Insertion Sort Implementation

Figure 10.2 shows basic C code for insertion be detected by labeled L1, iterates from elements A[1] to A[SIZE - 1] where SIZE denotes the number of elements in the weak of not need to start at element A[0] since any one element is already in sorted of the L1 loop starts by copying the current element that we wish to insert into the sorted subarray (i.e., A[i]) into the item variable and then executes the inner L2Thom inner loop walks down the

sorted portion of A[] looking for the appropriate location to place the valuer loop executes as long as it has not arrived at the end of the array (the condition j > 0) and the array elements are greater than the item being inserted (the condition A[j-1] Asimology as the loop condition is satisfied, elements of the sorted subarray are shifted by one element (the statem A[j] = A[j-1]). This will make room for the insertion of index when we eventually find its correct location. When the loop exits, we have found the correct location for index and state there. the completion of iteration i, the elements from A[0] to A[i] are in sorted order.

The code in Figure 10.2 is a straightforward implementation without any optimizations. optimize it using different VivadellaS directives such as **pipelinenroll** and **array partition**. The simplest optimization would be to pipeline the inner loop, by applying the **pipeline** directive to the body of the inner loop, this case, even though the inner loop is accessing different elements of A[] there are no data dependencies in these array accesses, so we could expect to achieve a local of 1. The resulting accelerator would perform roughly that comparisons [526] average and have a latency of roughly vecles, since it performs one comparison per clock clycle, actuality, an accelerator generated from Vivalco will have slightly higher latency to account for the sequential execution of the outer loop order to achieve higher performance could also attempt to move the **pipeline** directive to the outer L1 loop or to the function who discould also combine these options with partiplum of these options are shown in Table 10.1.

Table 10.1: Possible options to optimize the basic insertion sort function in Figure 10.2 through directives.

	Directives	Ш	Period	Slices
1	L2: pipeline II=1	?	?	?
2	L2: pipeline II=1 L2: unrofactor=2 array partition variable=A cyclic factor=2	?	?	?
3	L1: pipeline =1	?	?	?
4	L1: pipeline II=1 L1: unrofactor=2 array partition variable=A complete	?	?	?
5	function pipeline II=1 array partition variable=A complete	?	?	?

Explore the options in Table 10.1Synthesize each offiese designs and determine the initiation interval (II), clock period, and required number officies ptions are successful in improving latency and/or throughput? What would happen if you combined the directives from multiple rows into one design?

Unfortunatelyalthough this code seems similar to other nested loop programs we've looked at previously does have some aspects that can make it difficult to optimize Option 1, which simply attempts to pipeline the inner loop, can fail to achieve the upper are no significant data recurrence is a recurrence in the control that affects whether or not

```
#include "insertion sort.h"
void insertion sort(DTYPE A[SIZE]) {
   L1:
   for(i= 1; i < SIZE; i++) {
       DTYPE item = A[i];
       j = i;
       DTYPE t = A[j-1];
       L2:
       while(j > 0 \&\& t > item) {
           #pragma HLS pipeline II=1
           A[i] = t;
           t = A[j-2];
           i--;
       A[j] = item;
   }
}
```

Figure 10.3Refactored insertion sort for Option 1 in Table 10.1.

the pipeline can execultethis case, the code must read A[i-1] in order to determine whether the loop should actually execultivado HLS incorporates this read into the loop pipeline, but if the read of A is pipelined then the loop exit check cannot be made in the first stage of this pipeline. is an example of a recurrence which includes the HLS-generated control logic folf thus hoop. recurrences existing Vivado HLS will issue a message indicating that the loop exit condition cannot be scheduled in the first II clock cycles. situation can also occur a **break** or **continue** statement exists under a complex control conditional is to explicitly speculate the read of A[i-1] out of the loop his enables the loop exit check to be scheduled with II=1 at the expense of an additional array access on the last iteration code is shown in Figure 10.3.

Option 2 in the Table unrolls the inner loop by a factor attraction two shift operations every clock cyclenis could potentially reduce the latency to compute insertion sort by a factor of twoUnfortunately, VivadoHLS cannot achieve a loop II of 1 for this code using array partitioning, because each array access cannot be assigned to a different memory partition.

In Vivado[®] HLS, the **array partition** directive results in implementing a number pletely separate memori**E**or instance**array partition** variable=A cyclic factor=4 would result in generating four separate memories from array call of which contains a portion of the array content can often think that this optimization provides four times the number of memory accesses each clock, but this is only the case if each memory access can be assigned to exactly one of the memory partiticons example an array access A[i] for unknowned reference data stored in any partition, while an array access A[4*i+2] would only access data in the third partition. More complex logic, often called *memory banking*, can resolve a number of independent accesses A[i], A[i+1], A[i+6], A[i+7] and perform these accesses in the same clock cycle. Memory banking requires additional crossbar logic to route these simultaneous accesses in a circuit, since i can be arbitrary compile time, we can guarantee that the constant offsets

of these accesses will hit in different banks, but the actual banks cannot be determined until i is known. Yet more complex logic could implement stalling to be bounded accesses to complete in a single clock cycle if they hit in differ the banks canses seem to all hit in the same bank then the stalling logic can delay the progress of the circuit for a number of clocks until all of the accesses have contained that can allow a number of accesses guaranteed completion every clock cycle[62, 1, 3] by replicating data across normal memories with one or two physical ports.

Option 3 in the table also fails to achieve significant improversimate the inner L2 loop does not have a statically computable loop bound Vividois unable to construct a pipeline from the body ofhe L1 loop. Unfortunatelythis is a case where exploring the design space of interesting alternatives requires code restructuring in addition to the use of Fibridain to the

In the following,we attempt to demonstrate several cepts. First, writing efficient high-levelsynthesis code requires that the designer must understand hardware concepts like unrolling and partitioning Second, the designer must be able to diagnose any throughput problems, which requires substantial knowledge about both the application and the hardware implementation of th design. Third, and most importantly, in order to achieve the best restitts, performance and low-area, it is often required to rewrite the code in a manner that will create an efficient hardware architecture.

10.2.2 Parallelizing Insertion Sort

In order to significantly increase the performanites of tion sortwe'd like to get to the point where we can insert a new element every clock climen inserting the last element into the sorted list, this might require shifting all of the elements in the cartal code in Figure 10.2, this means that the inner while loop could actually execute confethable lements in the array. Intuitively, we realize that inserting a new element into the sorted list every clock cycle requires enough hardware operators to perform a comparison on every element of the array in a single cloc cycle. To enable pipelining of the outer loop, we can convert the inner L2 loop with variable loop bounds into a fixed-bound loop, enabling it to be unrolled and integrated into the L1 loop pipeline. Code that does this is shown in Figure 10.4.

This code contains the exit condition of the original loop (L2 in Figure 10.2) as an **if** condition in the body ofthe new L2 loop. The other branches the conditionable added to handle the expanded iteration space of the less pentially performing no operations when the objoinal would not be executing addition, the loop now contains the financial signment oftem in the array, rather than performing the assignment outside of the books inner loop is unrolled, remember that will become a constant in all the unrolled instances of the loops. a result, each read and write from B[] will be performed at a constant index and comparisons between j and a constant wilbe completely optimized awaite item variable on the other hands possibly assigned in every copy to fe inner loop. During compilation vivado HLS creates a separate copy of this variable for each separate possible assignment and each possible assignment results multiplexer in the implemented circuit.

```
#include "insertion sort parallel.h"
#include "assert.h"
void insertion sort parallel(DTYPE A[SIZE], DTYPE B[SIZE]) {
   #pragma HLS array partition variable=B complete
   L1:
   for(int \neq 0; i < SIZE; i++) {
       #pragma HLS pipeline II=1
       DTYPE item = A[i];
       L2:
       for(int j = SIZE-1; j >= 0; j--) {
           DTYPE t;
           if(j > i) {
              t = B[i];
           } else if(j > 0 \&\& B[j-1] > item) {
              t = B[j-1];
           } else {
              t = item;
              if (j > 0)
              item = B[j-1];
           }
           B[j] = t;
       }
   }
```

Figure 10.4Refactored insertion sort for Option 3 in Table 10.1.

The conversion of a single variable into multiple versions is a common internal transformation used by compilers resulting internal representation is called static single assignment (SSA). To merge values coming from different points in the the SA internal epresentation include artificial hi-functions epresented by the greek letter pese phi-functions often result in multiplexers in the circuit generated by ViMaS and you'll probably find the related resources in the tool reports if you look carefully.

The parallelized insertion sort in Figure 10.4 essentially results in a numberies of the body of the inner loop the contents of this inner loop consists of a few multiplexers, a comparator to determine the smallest of two elemends register to store an element of lb[]dentally, each stage might also include pipeline registers, if needed, to ensure that the resulting circuit runs at an effective clock frequently call the contents of the inner loop a sorting the lwhole insertion sort function consists of a one-dimension loop sorting cells public with a small amount of additional logic to feed data in the input and capture the output at the right time, in this case after SIZE elements have been processed by the outer the output at the right time, in this case after SIZE elements have been processed by the outer the output at the right time, in this case after SIZE elements have been processed by the outer the output at the right time, in this case after SIZE elements have been processed by the outer the output at the right time, in this case after SIZE elements have been processed by the outer the output at the right time, in this case after SIZE elements have been processed by the outer the output at the right time, in this case after SIZE elements have been processed by the outer the output at the right time, in this case after SIZE elements have been processed by the outer the output at the right time, in this case after SIZE elements have been processed by the outer the output at the right time, in this case after SIZE elements have been processed by the outer the output at the right time.

10.2.3 Explicit Systolic Array For Insertion Sort

Systolic arrays have been well-earched and many parallelorithms are published as systolic arrays. In particular, the idea of using a linear array of sorting cells to implement insertion sort is well understood[55, 9, 45] wever, rather than being described as an unrolled loop, systolic arrays are often described as components communicating by streathisofedation describes an alternative coding style based on explicit streams and the dataflow directive that can be a mointuitive way to describe a systolic array.

Figure 10.5 shows a systolic array implementing insertid as britial is identical and compares its input (in) with the value in current register he can haller value is passed to the output out, while the larger value is stored back in local her words, out = min(in,local) e output of cell i is passed as input to the next cell i + 1 in the linear Astray with input arrives it will be compared against elements stored in the array until it finds it's correct place input is larger than all of the values in the array, then the sorted values will shift one cell to the right. new input is smaller than all the values in the array, hen it will propagate through the array, and eventually become stored in the furthest right feed lall the data has moved through the array, the smallest data element will be sorted in cell N-1 and can be read from the output.

The code for one insertion cislshown in Figure 10.6The code uses a streaming interface by declaring the input and output variables as an hls::streamDtyreE is a type parameter enabling different types to be operateTherlocal variable stores one element of the array being sorted. It is **static** because we want to preserve its value across multiple functions doles. create a problem since we must replicate thisnceIon N timesUsing the same function (e.g., calling the same cfelhction N times) would cause a problem since each cell must have a separate static variableOne static variable cannot be shared across N functions.

Linking the insertion cells together is straightfor Wherdfunction insertion cells in Figure 10.7 shows the code for sorting eight elemetry and ing this to a larger number elements




Figure 10.5The architecture of one insertion Ealth cell holds exactly one value in the register local. On each execution it receives an input value in, compares that tovial decand writes the smaller of the two to outputting N values requires N cells.

```
void cell0(hls::stream<DTYPE> & in, hls::stream<DTYPE> & out)
{
    static DTYPE loca 0;
    DTYPE in_copy = in.read();
    if(in copy > local) {
        out.write(local);
        local= in_copy;
    }
    else
    {
        out.write(in copy);
    }
}
```

Figure 10.6The Vivado HLS C code corresponding to one insertion cell have the exact same code except with a different function name (delete.). The code performs the same functionality as shown in the architectural diagram in Figure 10.5the hls:stream interface for the input and output variables::stream provides a convenient method to create FIFOs that work both for synthesis and simulation.

```
void insertion count(hls::stream<DTYPE> & in, hls::stream<DTYPE> & out)
   #pragma HLS DATAFLOW
   hls::stream<DTYPE> out0("out0 stream");
   hls::stream<DTYPE> out1("out1 stream");
   hls::stream<DTYPE> out2("out2 stream");
   hls::stream<DTYPE> out3("out3 stream");
   hls::stream<DTYPE> out4("out4 stream");
   hls::stream<DTYPE> out5("out5 stream");
   hls::stream<DTYPE> out6("out6 stream");
   // Function calls:
   cell0(in, out0);
   cell1(out0, out1);
   cell2(out1, out2);
   cell3(out2, out3);
   cell4(out3, out4);
   cell5(out4, out5);
   cell6(out5, out6);
   cell7(out6, out);
}
```

Figure 10.7 Insertion cell sorting for eight eleme**Tite** function takes an input hls::stream and outputs the elements in sorted order one at a time through the var**Table** order starts with the smallest element first, and then continues on to increasingly larger elements.

simply requires replicating morefaektions, additional hls::stream variables, instantiating these functions, and connecting their input and output function arguments in the appropriate manner.

The existing implementation of insertion insertion of insertion of insertion of insertion order to reverse this order, to output the largest element fiasts then the decreasingly smaller outputs?

The insertion celort function must be called multiple times in order to sort the entire data. Each call to insertion solft provides one data element to the array for foretfingt call places the input data in its appropriate pladere would this data be placed? To answer that question, we should point out that we make an assumption on the input data since we are initializing the localvariable to 0This is done in all of the callnctions.

Initializing the **static** variable lota 10 makes an assumption on the typedafta that will be provided for sorting/What is this assumption? In other words at is the range of values for the input data that wide properly handled What would happen in put data from outside of this range was given to the insertiort certain? Is there a better way to initialize the local ariable?

After making eight calls to the insertions **oet** I functionall of the data wilbe put into the eight local raiables in each of the **terlictions**.

How many times must we call the insertion teffunction in order to get the first so ted element? How many calls are necessary in order too fithe sorted data? What if we increased the array to N cells can you generalize these two functions (number notall insertion cells to load N elements, nd the number of alls required to output a lements)?

To achieve a task-pipelined architecture consisting of the **dightticen**s, the code specifies the **dataflow** directive.ch execution of the toplevel function processes a new input sample and inserts it into the sorted sequentee actualinsertion is pipeline with one pipeline stage for each call to the council to the contains to the contains to the code contains no recurrences between the cells.

How many cycles are required to sort an entire art define the sorting to be completed when allof the sorted data is output from the array of ell function inside of the insertion cellort, i.e., all eight elements have been output from argument out in the function insertion cellort? How does the cycle count change if we remove the **dataflow** directive? How does change the resource utilization?

Figure 10.8 shows the code for the test benchestbench generates random data to be sorted in input[]. This array is sorted by calling the insertions well) function multiple times, with the result appearing in column type []. Next, the same data is sorted in place using the insertion sort function from Figure 10. Anally, the testbench compares the results of these two sort implementations. The testbench passes if the sorted order from both implementations is the same.

In the testbench, the SIZE constant is set to the number of elements being isomed be 8 in the running example throughout this chapter. DEBUG constant is used to provided output detailing the execution of the testbehishshould be set to a non-zero value if you wish to see the debugging data, and 0 if you want the output to be impay [You can change the data by modifying the argument in the call to sranke) argument sets the seed for the random number generator to a specific value to ensure the generation of the same sequence of random numbers ceach execution this value to a different integer will result in a different, but predictable, random sequence.

Note again that the testbench calls the insertion or function a total SIZE*2 times. Each of the first SIZE function calls feeds a single input element into funbtioproduce no usefuloutput. The next SIZE calls provide dummy input data and produce one sorted element each function call he data is produced one at a time starting with the smallest element.

After executing a sort, the code in Figure 10.6 leaves the host be in a different state than when it started. Unfortunately, this means that we can only sort one arrangement than one array, but we'd like to process each array back

```
#include "insertion codit.h"
#include <iostream>
#include <stdlib.h>
const static int DEBUG=1;
const static int MAX NUMBER=1000;
int main () {
 int fai\models 0;
 DTYPE input[SIZE];
 DTYPE cell_output[SIZE] = \{0\};
 hls::stream<DTYPE> in, out;
 //generate random data to sort
 if(DEBUG) std::cout << "Random Input Data\n";</pre>
 srand(20); //change me if you want different numbers
 for(int \neq 0; i < SIZE; i++) {
   input[i] = rand() % MAX NUMBER + 1;
  if(DEBUG) std::cout << input[i] << "\t";</pre>
 //process the data through the insected sort function
 for(int \neq 0; i < SIZE*2; i++) {
   if(i < SIZE) {</pre>
    //feed in the SIZE elements to be sorted
    in.write(input[i]);
    insertion ceslort(in, out);
    celloutput[i] = out.read();
   } else {
    //then send in dummy data to flush pipeline
    in.write(MAX NUMBER);
    insertion ceslort(in, out);
    celloutput[i-SIZE] = out.read();
 }
 //sort the data using the insertion sort function
 insertion sort(input);
 //compare the results of insertion sort to insertionrtefailf they differ
 if(DEBUG) std::cout << "\nSorted Output\n";</pre>
 for(int \neq 0; i < SIZE; i++) {
   if(DEBUG) std::cout << cellutput[i] << "\t";</pre>
 for(int \neq 0; i < SIZE; i++) {
   if(input[i] != ceolutput[i]) {
    std::cout << "golden=" << input[i] << "hw=" <<outtbut[i] << "\n";
 if(fail== 0) std::cout << "PASS\n";</pre>
 else std::cout << "FAIL\n";</pre>
 return fail;
```

Figure 10.8:The testbench for the insertions of lunction.

```
width = 1, A[] = { 3, 7, 6, 4, 5, 8, 2, 1 }
width = 2, A[] = { 3, 7, 4, 6, 5, 8, 1, 2 }
width = 4, A[] = { 3, 4, 7, 6, 1, 2, 5, 8 }
width = 8, A[] = { 1, 2, 3, 4, 5, 6, 7, 8 }
```

Figure 10.9The Merge Sort algorithm operating on an atmeximital state where each element is considered to be a sorted subarraylefigth one is shown at the topAt each step ofthe algorithm, subarrays are merged placing the shaded elements are in sorted order.

```
 \begin{split} &\inf[] = \{3,\,4,\,6,\,7\} \\ &\inf[] = \{1,\,2,\,5,\,8\} \\ out[] = \{1\} \\ &\inf[] = \{3,\,4,\,6,\,7\} \\ &\inf[] = \{1,\,2,\,5,\,8\} \\ out[] = \{1,\,2\} \\ &\inf[] = \{3,\,4,\,6,\,7\} \\ &\inf[] = \{1,\,2,\,5,\,8\} \\ &\inf[] = \{1,\,2,\,3\} \\ &\inf[] = \{1,\,2\} \\ &\inf[] = \{1
```

Figure 10.10The process of merging two sorted arralys.initial state is shown at the tdp. each step of the algoriththe underlined elements are considered and one is placed into sorted order in the output array.

to back with no bubbles in the pipe Medify the code and the testbench to enable this and demonstrate that your modified code can sort multiple arrays.

10.3 Merge Sort

Merge sort is a stable, divide and conquer algorithm invented by John von Neumann in 1945 [36]. The basic idea of the merge sort algorithm is that combining two sorted arrays into a larger sorted array is a relatively simple operation on the completed in O(n) time onceptually divide the array into two subarrays, sort each subarray, and then combine the sorted subarrays into the final result.

Since we focus on sorting arraysdafta, it turns out that the 'divideoperation is actually trivial. It requires no arithmetic or data movement and we can simply consider each individual element of the input array as a trivially sorted subaftlagf the computation is involved with merging subarrays into larger sorted subaftly sother data representations, such as a linked-list, dividing an input array into subarrays can require traversing the data stributeurerge sort process is shown in Figure 10.9.

The process of combining two sorted arrays into one larger sorted array is sometimes called the "two finger algorithm Figure 10.10 describes the process using two sorted input parages, in1[] and in2[These are merged into a sorted output array, named out[].

The process starts with a "finger" pointing to the first element of eadhæræm.ceptual finger is just an index into the array storing the destance algorithm proceeds, the fingers will point to different elements of the array sunderline these elements in order to show where the

fingers are placedo begin with, the fingers point to the first element of each ædlægnents 3 and 1 in arrays in 1[] and in 2[], respectively.

The first line of Figure 10.10 shows the initial stakes are four elements in each of the two input arrays and zero elements in the output britary mpare the first two elements of the input arrays, and move the smaller of these two to the output britary casewe compare 3 and 1, and move 1 into out[his reduces the number of elements in in2[], and our "finger" moves to the next element in in2[] which is the next smallest element since the array conserbed in, we compare the two elements from each of the input arrays, and move the smaller of the two element to out[]. In this case, we compare 3 and 2, and move the element from in2[] his outlidess continues until all of the elements in one of the arrays is that types, we copy the remaining elements from the non-empty array into the output array.

Although the merge sort algorithm is a common textbook example of recursive function calls, most high-levelynthesis tools do not support recursion or only support it in a limited manner. Thus, we will focus on a non-recursive implementation of algorithm. The code might look substantially different from what you are used to, but the core of the algorithm is exactly the same

10.3.1 Basic Merge Sort

Figure 10.11 shows basic code implementing a non-recursive matter south sorted south sorted data. The code starts by considering each element farray as a length one sorted subarray. Each iteration of the outer loop merges pairs of the subarrays into larger sorted subarrays. After the first iteration we have sorted subarrays with maximum size 2, after the second iteration the sorted subarrays have maximum size 4, then 8 and the total if the size of the input array is not a power of two it is possible that we might end up with some subarrays which are smaller than the maximum size.

The sorting process starts in the merge sort() funct Three function primarily operates on the input A[]array, but leverages internationage in temp[]The size of both of these arrays is determined by the SIZE parameter parameter DTYPE determines the typedata being sorted.

The computation of the function consists of two nested **forTloops** ter stage loop keeps track of the number of elements in each sorted subarray in the width herfabletion starts by considering each element as a separate subarray; hence width is in the loop results in the generation of longer sorted subarrays we subarrays potentially have twice as many elements, which is why width doubles on each iteration of the stage loop. stage loop terminates when width is greater than or equal to the lateral potential elements of A[] are in a single sorted subarray.

Each iteration of the inner **for** loopabeled merge arrays merges two consecutive subarrays. These subarrays each consist of to width elements tarting at index i1 and i2. These two subarrays are merged and copied into a single subarray stored in temp[] using the merge() function. The main complexity here is dealing with the boundary condition at the end of the loop if SIZE is not exactly a power of two this case the subarrays might contain less than width the merging subarrays into temp[], the final loop copies the data back into A[] for the next iteration of the loop.

The code in Figure 10.11 attempts to handle a wide variety lates for the parameter SIZE. What values are allowed? When the merge() function is walked, are the possible

```
#include "merge sort.h"
#include "assert.h"
// subarray1 is in[i1..i2-1], subarray2 is in[i2..i3-1], result is in out[i1..i3-1]
void merge(DTYPE in[SIZE], int i1, int i2, int i3, DTYPE out[SIZE]) {
   int f1 = i1, f2 = i2;
   // Foreach element that needs to be sorted...
   for(int index = i1; index < i3; index++) \{
       // Select the smallest available element.
       if(f2 == i3 || (f1 < i2 && in[f1] <= in[f2])) {
           out[index] = in[f1];
           f1++;
       } else {
           assert(f2 < i3);
           out[index] = in[f2];
           f2++;
       }
   }
void merge sort(DTYPE A[SIZE]) {
   DTYPE temp[SIZE];
   // Each time through the loop, we try to merge sorted subarrays of width elements
   // into a sorted subarray of 2*width elements.
   stage:
   for (int width = 1; width < SIZE; width = 2 * width) {</pre>
       merge arrays:
       for (int i1 = 0; i1 < SIZE; i1 = i1 + 2 * width) \{
           // Try to merge two sorted subarrays:
           //A[i1..i1+width-1] and A[i1+width..i1+2*width-1] to temp[i1..2*width-1]
           int i2 = i1 + width;
           int i3 = i1 + 2*width;
           if(i2 >= SIZE) i2 = SIZE;
           if(i3 >= SIZE) i3 = SIZE;
           merge(A, i1, i2, i3, temp);
       }
       // Copy temp[] back to A[] for next iteration
       copy:
       for(int \neq 0; i < SIZE; i++) {
           A[i] = temp[i];
       }
   }
}
```

Figure 10.11A non-recursive implementation of mergeTsætmerge sort() function iteratively merges subarrays until the entire array has been sorted.

relationships between i1, i2, and i3? If we restrict the allowed values of the parameter SIZE can the code be simplified? What is the affect on the resulting HLS generated circuit?

The merge() function performs the "two finger" algorithm on two subarrays within the in[] array The function takes input in the in[] array and produces output in the outle function also takes as input variables i1, i2, and i3 which describe the extent of the two subarrays to be merged One subarray starts at index i1 and includes the elements before i2 and the second subarray starts at index i2 and includes the elements up To esamerged output subarray will be stored from index i1 up to i3 in out[].

The merge() function consists of a single loop which iterates over the elements being stored into out[]. Each iteration places an element into its correctly sorted location in Total [] ariables f1 and f2 within the function correspond to the position of the fingers for each subscribe if condition selects the smaller of in[f1] or in[f2] to copy to the next sorted position with vertex the if condition is more complex since it has to deal with several spec (and easiese is where f1 == i2 and we have run out of elements to consider for in[f1], in which case we must select in[f2 as the smallest elements to consider for in[f2], in which case we must select in[f1] as the smallest element.

What happens to the in[] array over the course of the computation? Describe the state of the elements in the in[] array after each iteration of the outer **Wor**atoispthe final order of the elements in the in[] array when merge sort() returns?

The performance report after synthesis may not be able to determine the number of cycles for the latency and intervally is that the case? What are appropriate miax, and avg values to provide in a **loop tripcount** directive(s)?

The code is not particularly optimized for any particular high-level synthesis (HLS) implementation. The best starting point for optimization is by adding directive esthat we have several nested **for** loops, we generally look first at optimizing the inreptimizations of inner loops are usually much more significant than optimizations of outer loops, which are executed relatively rarely. By this point, you should be familiar with the common **pipeline** and **directile** for loop optimization.

Perform different optimizations using the **pipeline** and **dimerbil**les on the **for** loops. What provides the best performance? Which gives the best tradeoff between resource utilization and performance? What aspects of the code prevent higher performance? Are these aspects fundamentation the algorithm or only because of the way the algorithm is captured in the code?

Pipelining and unrolling can be hindered by resource constraints; in particular, we must carefull consider the number of memory ports for the arraysThe arrays in this code seem relatively straightforward as they are both one-dimensional. The designer must carefully consider the access patterns to insure that performance optimizations match with the resource constraints.

Optimize the code using loop optimizations and array partitioning greate a set of designs using the **array partitione** during unrold irectives. Were you able to achieve better results than by using the **pipeline** and **udine** tives alone? What was the best strategy for performing design space exploration using these directives? What was your best design in terms operformance? What was the best design that provides a good tradeoff between resource utilization and performance?

Many times the best designs are only possible by performing code restructAlthrough
Vivado HLS provides many directives to enable common code optimizattions practical
to provide directives for every optimizattom etimes we must resort to rewriting the code in
addition to providing directives in order to achieve a design that meets our requirethents.
next section we describe one way to significantly restructure the merge sort code in order to increating the code in order to increase.

10.3.2 Restructured Merge Sort

Looking first at the inner loop of the merge() function, you might have found that it was difficult to achieve a loop II of 10ne challenge is that there are actually four reads obiit[], nly at two different address. HLS tool must recognize that these reads are redundant, since block RAM (BRAM) memories can only support two accesses each thousever because these reads are in different basic blocks, it is more difficult for a compiler to eliminate the redundant loads. eliminating the redundant reads, the compiler needs to do less optimization to achieve a loop II of 1. The restructured code is shown in Figure 10nladdition, there is a recurrence through the f1 and f2 variables hese variables are incremented in one of the branches of the if conditional, which must be used in the next iteration to determine which locations itoin marks and subsequently which branchtoe conditional take. Because the floating point comparison is relatively complex, this recurrence can also limit the achievable II and clock period.

The behavior of this code is shown in Figure 1Although the inner loop achieves a loop II of 1, this inner loop often has a very small number of loop it whateouthe inner loop finishes, the pipeline must empty before code executing after the pipeline can Add the cuty the loop pipeline is relatively short in this case, the bubble caused by the loop completing is significant, sin the number of iterations is also small fortunately, because of the limits of static loop analysis, the performance of this particular code is somewhat hard to visualizecase, the number of iterations of the inner loop is data dependent.

A common approach is to flatten loop nests like these into a single loop, reducing the number of times that the pipeline must flush when exiting <code>Inlime</code> Nivado HLS will automatically flatten perfect loop nests this case,however, ince the code does not contain a perfect loop nest, we can resort to flattening the loops manually resulting from manually flattening the merge arrays loop with the loop inside the merge() function is shown in Figure 10a14 ne advantage of this code is that the merge arrays loop also has a constant number of loop iterations making understanding performance much easier.

Estimate the performance of the code in Figure 10v24 though the inner loops have achieved a loop II of 1, is the design using hardware efficiently? Is there a way to further reduce the latency of the merge sort() function to the point where it is using approximately N log N clock cycles?

```
#include "merge sort.h"
#include "assert.h"
// subarray1 is in[ii..i2-1]; subarray2 is in[i2..i3-1]
// sorted merge is stored in out[i1..i3-1]
void merge(DTYPE in[SIZE], int i1, int i2, int i3, DTYPE out[SIZE]) {
      int f1 = i1, f2 = i2;
      // Foreach element that needs to be sorted...
      for(int index = i1; index < i3; index++) {</pre>
#pragma HLS pipeline II=1
            DTYPE t1 = in[f1];
            DTYPE t2 = (f2 == i3) ? 0 : in[f2];
            // Select the smallest available element.
            if(f2 == i3 || (f1 < i2 && t1 <= t2)) {
                  out[index] = t1;
                  f1++;
            } else {
                  assert(f2 < i3);
                  out[index] = t2;
                  f2++;
            }
      }
}
```

Figure 10.12:Restructured code for the merge() function just can achieve a loop II of in Vivado HLS.




Figure 10.13Behavior of the restructured code in Figure 10.12.

```
#include "merge sort.h"
#include "assert.h"
void merge sort(DTYPE A[SIZE]) {
      DTYPE temp[SIZE];
 stage:
      for (int width = 1; width < SIZE; width = 2 * width) {</pre>
            int f1 = 0;
            int f2 = width;
            int i2 = width;
            int i3 = 2*width;
            if(i2 >= SIZE) i2 = SIZE;
            if(i3 >= SIZE) i3 = SIZE;
      merge arrays:
            for (int \neq 0; i < SIZE; i++) {
#pragma HLS pipeline II=1
                  DTYPE t1 = A[f1];
                  DTYPE t2 = (f2 == i3) ? 0 : A[f2];
                  if(f2 == i3 || (f1 < i2 \&\& t1 <= t2)) {
                        temp[i] = t1;
                        f1++;
                  } else {
                        assert(f2 < i3);
                        temp[i] = t2;
                        f2++;
                  if(f1 == i2 \&\& f2 == i3)  {
                        f1 = i3:
                        i2 += 2*width;
                        i3 += 2*width;
                        if(i2 >= SIZE) i2 = SIZE;
                        if(i3 >= SIZE) i3 = SIZE;
                        f2 = i2;
                  }
            }
      copy:
            for(int \neq 0; i < SIZE; i++) {
#pragma HLS pipeline II=1
                  A[i] = temp[i];
            }
      }
}
```

Figure 10.14Restructured code for Merge Sort which can achieve a loop II of 1 with fewer pipeline bubbles in Vivado HLS.




Figure 10.15: Dataflow pipelined architecture for implementing 4 stages sort. This architecture can sort up to 16 elements.

So far we have focused on optimizing the merge sort() function to reduce the latteracy of computation without significantly increasing the number of reasonably efficient design, the accelerator is becoming more efficient design, the only way to further reduce latency and/or increase throughput is increase parallelismsly we have seen ways of unrolling inner loops and partitioning arrays as a way to perform more work each clock cycle. An alternative way to increase parallelism is leverage pilpediadition to operator-level pipelinling we can also look for coarser-granularity task-level pipelining.

With Merge Sort it turns out that we can make a dataflow pipeline out of each iteration of the stage loop, assuming that we have a fixed size arraylto vivator HLS this implementation can be conceptually achieved by unrolling the stage loop and using the **dataflow** with ective. instance of the merge arrays loop then becomes an independent process which can operate on a different set of data resulting architecture is shown in Figure 10.15.

The code to implement this is shown in Figure IIDnis6code is similar in many ways to the original code, but has several important diffe@medexy difference is that the merge arrays loop has been extracted into a function, making it easier simpler to rewrite the topAexed coode. key difference is that the output of merge sort parallel() is produced in a separate array than the input, enabling Viva8dHLS to build an architecture that pipelined architecture processing using the dataflow directived ditionally, the temp[][] array is now used to model the dataflow ping-pong channels between the processes implemented by the merge arrays()rfakictionextra array copies unnecessaThis two-dimensional array is partitioned in the first dimension, making it easy to represent a parameterized number of channels.

The merge sort parallel() function consists of STAGES calls to the merge arraystation. The first call reads from the input and writes to tering [lobp performs the intermediate stages and writes to the remaining partitions of tering [final call writes to the output array Big code is parameterized in terms of SIZE and STAGES and supports array lengths 4 or greater.

Estimate the performance of the code in Figure 100h26.is the interval and latency of the implementation? How much memory is required to support that processing rate? Is all of the memory necessary?

10.4 Conclusion

This chapter introduced a number of basic sorting algorithms with fundamentally different algorithmic tradeoffsnsertion sort operating on an array performs on average of partial partial performs on average of sorting and array performs on average of sorting on sorting on sorting on sorting and sorting on sorting on sorting and sorting array of sorting and sorting on sorting on sorting on sorting and sorting on sorting on sorting and sorting and sorting on sorting and sorting on sorting and sorting and sorting on a sorting of sorting and sorting and sorting and sorting on a sorting of sorting and sor

```
#include "merge sort parallel.h"
#include "assert.h"
void merge arrays(DTYPE in[SIZE], int width, DTYPE out[SIZE]) {
    int f1 = 0:
    int f2 = width;
    int i2 = width;
    int i3 = 2*width;
    if(i2 >= SIZE) i2 = SIZE;
    if(i3 >= SIZE) i3 = SIZE;
    merge arrays:
    for (int \models 0; i < SIZE; i++) {
         #pragma HLS pipeline II=1
         DTYPE t1 = in[f1];
        DTYPE t2 = (f2 == i3) ? 0 : in[f2];
        if(f2 == i3 || (f1 < i2 \&\& t1 <= t2)) {
             out[i] = t1;
             f1++;
        } else {
             assert(f2 < i3);
             out[i] = t2;
             f2++;
        if(f1 == i2 \&\& f2 == i3) {
             f1 = i3:
             i2 += 2*width;
             i3 += 2*width;
             if(i2 >= SIZE) i2 = SIZE;
             if(i3 >= SIZE) i3 = SIZE;
             f2 = i2;
        }
    }
}
void merge sort parallel(DTYPE A[SIZE], DTYPE B[SIZE]) {
    #pragma HLS dataflow
    DTYPE temp[STAGES-1][SIZE];
    #pragma HLS array partition variable=temp complete dim=1
    int width = 1;
    merge arrays(A, width, temp[0]);
    width *= 2;
    for (int stage = 1; stage < STAGES-1; stage++) {</pre>
         #pragma HLS unroll
         merge arrays(temp[stage-1], width, temp[stage]);
        width *= 2;
    }
    merge arrays(temp[STAGES-2], width, B);
}
```

Figure 10.16Restructured code for Merge Sort which can be implemented as a dataflow pipeline by Vivado HLS.

sort operating on an array performs generally fewer comparoscopts N log N but requires additional memory to store partially sorted results more complex loop structure to store partially sorted results more complex loop structure. Sort means that we required additional refactoring to reach an efficient solution that took roughly N log N cycles with one comparative also showed a task-pipelined implementation which performs log N comparisons every clock cycle with an interval of N cycles to perform merge sort. contrast with insertion sort, this requires much fewer comparisons to achieve the same interval, but requires more memory (in the form of dataflow channels) and has much higher latency.

In practice, many FPGA-based implementations of ting will have to address these fundamental tradeoffs in order to achieve the best integration with other aspects of Ansythtem. sort with a fundamentally different tradeoff is the Radix which focuses on data that exists within a bounded range, nlike the more general orting algorithms in this chapter which only require comparison between items is sort will be implemented as part of the Huffman Coding in Chapter 11.

Parallel implementations of sorting algorithms are often described as sorting networks are sometimes described as systolic arrays and other times as pipe in inspiration for HLS designs by looking investigating these existing in inspirations and then capturing them as C conderivado HLS, these networks can be described using either loop pipelines, dataflow pipelines, or a combination of both.

Chapter 11

Huffman Encoding

11.1 Background

Lossless data compression is a key ingredient for efficient data stæmælgæuffman coding is amongst the most popular algorithms for variable length codtaigvæða.set of data symbols and their frequencies occurrence. Huffman coding generates codewords in a way that assigns shorter codes to more frequent symbols to minimize the average codsineegthguarantees optimality, Huffman coding has been widely adopted for various applicationed to multistage compression designaften functions as a back-end to boost compression performance after a domain-specific front-end as in GZIP [23], JPEG [57], and AMPD (159). arithmetic encoding [6(b)] generalized version buttfman encoding which translates an entire message into a single number) can achieve better compression for most scenarios, Huffman codin has often been the algorithm of choice for many systems because of patent concerns with arithmetencoding [38].

Canonical Huffman coding has two main benefits over tradition of the main coding in basic Huffman coding, the encoder passes the complete Huffman tree structure to the effect of the decoder must traverse the tree to decode every encode of symbother hand, canonical Huffman coding only transfers the number of bits for each symbol to the decoder, and the decoder reconstructs the codeword for each symbol makes the decoder more efficient both in memory usage and computation requirem thus, we focus on canonical Huffman coding.

In basic Huffman codinghe decoder decompresses the data by traversing the Huffman tree from the root until it hits the leaf notion. Has two major drawback sequires storing the entire Huffman tree which increases memory unagetermore traversing the tree for each symbol computationally expensive anonical Huffman encoding addresses these two issues by creating codes using a standardized canonical nat. The benefit of using a canonical need to transmit the length of each Huffman code word on ical Huffman code has two additional properties restly, longer length codes have a higher numeric value than the same length prefix of shorter code codes with the same length increase by one as the symbol value increases his means if we know the starting symbor each code length, can easily reconstruct the canonical Huffman code the Huffman tree is essentially equivalent to a 'sorted' version of the original Huffman tree so that longer codewords are on the right-most branch of the tree and all of the nodes at the same level of the tree are sorted in order of the symbols.

Figure 11.1 shows the processcoff ating a canonic bluffman code. The filter module only passes symbols with non-zero frequen these sort module rearranges the symbols in ascending order based upon their frequenciblext, the create tree module builds the Huffman tree using




Figure 11.1:The Canonical Huffman Encoding processe symbols are filtered and sorted, and used to build a Huffman treeInstead ofpassing the entire tree to the decoder (as is done in "basic" Huffman codingthe encoding is done such that only the lengtthefsymbols in the tree is required by the decode that the final canonical tree is different from the initial tree created near the beginning of the process.

three steps1) it uses the two minimum frequency nodes as an isithatree and generates a new parent node by summing their frequential stands the new intermediate node to the list and sorts them again; and 3) it selects the two minimum elements from the list and repeats these steps untibne element remains he result is a Huffman tree where each leade in the tree represents a symbol that can be coded and each internal node is labeled with the frequency of the nodes in that sub-treely associating the left and right edges in the tree with bits 0 and 1, can determine the unique codeword for each sparked on the path to reach it from the root node. For example, the codeword for A is 00 and codeword for B Tshisld@mpletes the basic Huffman encoding process, but does not necessarily create the canonical Huffman tree.

To create the canonical Huffman tree, we perform several additional transferstations. compute bit len module calculates the bit length of each codeword and then counts the frequency of each length he result is a histogram of the codeword lengths (see Sectionth 22x ample case, we have three symbols (A,D,E) with the code length of the computed histogram maps contains value 3 in location 2xt, the truncate tree module rebalances the Huffman tree in order to avoid excessively long codewords can improve decoder speed at the cost of slight increase in encoding timbs is not necessary in the example in Figure Welset the maximum height of the tree to 2xtly, the canonize tree module creates two sorted below. first table contains symbols and lengths sorted by symbols cond table contains symbols and lengths sorted by length see tables simplify the creation of the canonical Huffman codewords for each symbol.

The create codeword module creates a table of canonical Huffman codewords by traversing the sorted tables. Beginning with the first codeword in the sorted tables, assigned the all-zero codeword with the appropriate length following symbol with the same bit length is assigned the following codeword hich is formed by simply adding 1 to the previous code whordur examplesymbols AD, and E allhave bit length \neq 2 and are assigned the codewords A = 00, D = 01, and E = 1N0 to that the symbols are considered in alphabetical order, which is necessary to make the tree canonical his process continues until get to a codeword that requires a larger length in which case we not only increment the previous codeword so shift left to generate a codeword of the correct lengthe example he next symbol is C with a length of 3, which receives the codeword C = (10 + 1) << 1 = 11 << 1 = Clos times the codeword for B = (110 + 1) << 1 = 1110 + 1 = Where xplain this in more detail in Chapter 11.2.7.

The creation of a canonical Huffman code includes many complex and inherently sequential conputations. For example, the create tree module needs to track the correct order of the created sub trees, requiring carefurnemory manageme. Additionally, there is very limited parallelism that can be exploited in the following we discuss the hardware architecture and the implementation of the canonical Huffman encoding design using VIMAGO

Figure 11.2 shows the entire "top" huffman encoding funistisents up the arrays and other variables that are passed between the various subfu**Anticipis**nstantiates these functions.

There is some additionabpying of data that may seem unneces this is due to our use of the **dataflow** directives imparts some restrictions on the flow of the variables between the subfunctions In particular, there are some strict rules on producer and consumer relationships of data between the parts of the functions requires that we replicate some of the data example we create two copies of the arrays palæticand right. We also do the same with the array truncated bit lengthe former is done in a **for** loop in the top huffman encoding function; the latter is done inside of the canonize tree function.

```
#include "huffman.h"
#include "assert.h"
void huffman encoding(
     /* input */ Symbolmbolnistogram[INPUT SYMBOL SIZE],
     /* output */ PackedCodewordAndLength encoding[INPUT SYMBOL SIZE],
     /* output */ int *num nonzero symbols) {
     #pragma HLS DATAFLOW
     Symbofiltered[INPUT SYMBOL SIZE];
     Symbosorted[INPUT SYMBOL SIZE];
     Symbolsorted copy1[INPUT SYMBOL SIZE];
     Symbosorted copy2[INPUT SYMBOL SIZE];
     ap_uint<SYMBOL BITS> parent[INPUT SYMBOL SIZE-1];
     ap_uint<SYMBOL BITS> left[INPUT SYMBOL SIZE-1];
     ap uint<SYMBOL BITS> right[INPUT SYMBOL SIZE-1];
     int n:
     filter(symbolistogram, filtered, &n);
     sort(filtered, n, sorted);
     ap_uint<SYMBOL BITS> length histogram[TREE DEPTH];
     ap_uint<SYMBOL BITS> truncated length histogram1[TREE DEPTH];
     ap_uint<SYMBOL BITS> truncated length histogram2[TREE DEPTH];
     CodewordLength symbots[INPUT SYMBOL SIZE];
     int previous frequency = -1;
 copy sorted:
     for(int \neq 0; i< n; i++) {
           sorted copy1[i].value = sorted[i].value;
           sorted copy1[i].frequency = sorted[i].frequency;
           sorted copy2[i].value = sorted[i].value;
           sorted copy2[i].frequency = sorted[i].frequency;
           // std::cout << sorted[i].value << " " << sorted[i].frequency << "\n";
           assert(previous frequency <= (int)sorted[i].frequency);</pre>
           previous frequency = sorted[i].frequency;
     }
     create tree(sorted copy1, n, parent, left, right);
     compute bit length(parent, left, right, n, length histogram);
#ifndef_SYNTHESIS_
     // Check the result of computing the tree histogram
     int codewords in tree = 0;
```

}

Figure 11.2:The "top" huffman encoding functtomefines the arrays and variables between the various subfunction has are described graphically in Figures 11.1 and 11.4.

The dataflow directive imposes restrictions on the flow of information in Mærfyn of the restrictions enforce a strict producer and consumer relationship between the subfunctions. One such restriction is that an array should be written to by only one function and it should be read by only one functions. It should only serve as an output from one function and an input to another functions multiple functions read from the same array, Viveld6 will synthesize the code but will issue a warning and not use a dataflow pipelined architecture. A result, using dataflow mode often requires replicating data into multiple Arsaysilar problem occurs if a function attempts to read from and write to an array which is also accessed by another function this case it is necessary to maintain an additionted real how to adhere to them as we go through the code in the remainder of this chapter.

11.2 Implementation

*num nonzero symbols = n;

The canonical Huffman encoding process is naturally divided into sub**Timus**; owns.can work on each ofhese subfunctions on a one-by-one basisore we do that we should consider the interface for each of these functions.

Figure 11.4 shows the functions and their input and output **Cota** the sake of simplicity, it only shows the interfaces with arrandsich, since they are larger can assume are stored in block rams (BRAMs). Before we describe the functions and their inputs and outputs, we need to discuss the constants, custom data types, and the function interface that are defined in huffman. Figure 11.3 shows the contents of this file.

The INPUT_SYMBOL_SIZE parameter specifies the maximum number of symbols that will given as input for encoding this case, we've set it to 256, enabling the encoding of 8-bit ASCII

```
#include "ap int.h"
// input number of symbols
const static int INPUT SYMBOL SIZE = 256;
// upper bound on codeword length during tree construction
const static int TREE DEPTH = 64:
// maximum codeword tree length after rebalancing
const static int MAX CODEWORD LENGTH = 27;
// Should be log2(INPUT SYMBOL SIZE)
const static int SYMBOL BITS = 10;
// Should be log2(TREE DEPTH)
const static int TREE DEPTH BITS = 6;
// number of bits needed to record_MAX CODEWORD LENGTH value
// Should be log2(MAX CODEWORD LENGTH)
const static int CODEWORD LENGTH BITS = 5;
// A marker for internatedes
const static_ap uint<SYMBOL BITS> INTERNAL NODE = -1;
typedef ap uint<MAX CODEWORD LENGTH> Codeword;
typedef ap uint<MAX CODEWORD LENGTH + CODEWORD LENGTH BITS> PackedCodewordAndLe
typedef ap uint<CODEWORD LENGTH BITS> CodewordLength;
typedef ap uint<32> Frequency;
struct Symbol
   ap_uint<SYMBOL BITS> value;
   ap_uint<32> frequency;
};
void
huffman encoding (
Symboln[INPUT_SYMBOL SIZE],
PackedCodewordAndLength encoding[INPUT SYMBOL SIZE],
int *num nonzero symbols
```

Figure 11.3:The parameter sustom data type, nd function interface for the top lewettion huffman encoding.

);




Figure 11.4: The block diagram for our hardware implementation of canonical Huffman encoding. The gray blocks represent the significant input and output data that is generated and consumed by the different subfunctions white blocks correspond to the functions (computational cores). Note that the array initial bit length appears twice to allow the figure to be more clear.

data. The TREE DEPTH parameter specifies the upper bound for the length of an individual codeword during the initial uffman tree generation to CODEWORD LENGTH parameter specifies the target tree height when the Huffman tree is rebalanced in the function through the codeword LENGTH BITS constant determines the number of bits required to encode a codeword length. This is equal to log CODEWORD LENGTHE, which in this case is 5.

We create a custom data type Symbol to hold the data corresponding the input values and thei frequenciesThis datatype is used in the filter, rt, and other functions in the encoding process that require access to such informatione. data type has two fields value and frequentings case we've assumed that the block of data being encoded contains no recommendation.

Finally, the huffman.h file has the huffman encoding function This rathe specified top level function for the VivaduLS tool. It has three arguments first argument is an array of Symbols of size INPUT SYMBOL SIZE is array represents a histogram of the frequencies of the data in the block being encode the next two arguments are output encoding argument outputs the codeword for each possible sylling in nonzero symbols argument is the number of non-zero symbols from the input data is the same as the number of symbols that remain after the filter operation.

The input to the system is an array of Symībid.holds the symbol value and frequencies in the array inEach symbol holds a 10-bit value and a 32-bit frequencies of this array is set as the constant INPUT SYMBOL SIZE which is 256 in our examībe filter module reads from the in array and writes its output to the filtered arminis is an array of Symbols which holds the number of non-zero elements which is the input to the sort mīducu exite module writes the symbols sorted by frequency into two different arrays – one is used for the create tree module and the other for the canonize tree module.create tree module creates a Huffman tree from the sorted array and stores it into three arrays (paesty and right) these arrays hold all he

```
#include "huffman.h"
// Postcondition: out[x].frequency > 0
void filter(
/* input */ Symbiol[INPUT SYMBOL SIZE],
/* output */ Symbiolt[INPUT SYMBOL SIZE],
/* output */ int *n) {
    #pragma HLS INLINE off
    ap uint<SYMBOL BITS> j = 0;
    for(int = 0; i < INPUT_SYMBOL_SIZE; i++) {
        #pragma HLS pipeline II=1
        if(in[i].frequency != 0) {
            out[j].frequency = in[i].frequency;
            out[j].value = in[i].value;
            j++;
        }
    }
    *n = j;
}</pre>
```

Figure 11.5:The filter function iterates across the input array in and add any **Sytrybov**ith a non-zero frequency field to the output arraydditionally, it records the number of non-zero frequency elements and passes that in the output argument n.

info for each node of the Huffman treeing the Huffman tree information compute bit len module calculates the bit length of each symbol and stores this information bit deniaitialy. We set the maximum number of entries to 64, covering up to maximum 64-bit frequency number, which is sufficient for most applications given that our Huffman tree creation rebalances its height The truncate tree module rebalances the tree height and copies the bit length information of each codeword into two separate truncated bit length because the exact same information, but they must be copied to ensure that the Vivation tool can perform functional pipelining; we will talk about that in more detail latter canonize tree module walks through each symbol from the sort module and assigns the appropriate bit length using the truncated bit length array. The output of the canonize module is an array that contains the bit lengths for the codeword of ea symbol. Finally, the create codeword module generates the canonical codewords for each symbol.

11.2.1 Filter

The first function for the Huffman encoding process is will tien, is shown in Figure 11. This function takes as input a Symbody. The output is another Symbody that is a subset of the input array in. The filter function removes any entry with a frequency textual the function itself simply iterates across the in array, storing each element to the out array if its frequency field is non-zeroln addition, the function counts the number of non-zero entries to the bistisut. passed as the output argument n, enabling further functions to only process the 'useful' data.

Vivado HLS can decide to automatically inline functions in order to generate a more efficient architecture ost often, this happens for small functions.

the user to explicitly specify whether or not Vivaldos should inline particular functions. In this case, INLINE off ensures that this function will be inlined and will appear as a module in the generated register-transfer (ReVie) design. In this case disabling inlining allows us to get a performance and resource usage for this function and to ensure that it will be implemented as a process in the toplevel dataflow design.

11.2.2 Sort

The sort function, shown in Figure 11.6, orders the input symbols based on their frequency values. The function itself consists of two **for** loops, labeled_copy in to sorting and radix sort.

The copy in to sorting loop moves input data from the in array into the sorting Thrisay. ensures that the in array is read-only to meet the requirements of the **dataflow** directive used at the toplevel. The sorting function reads and writes to the sorting array throughout its execution. Even for simple loops like this is important to use the **pipeline** directive to generate the most efficient result and accurate performance estimates.

The radix sort loop implements the core radix-sorting algorithmeral, radix sorting algorithms sort data by considering one digit or group of bits at the tize of each digit determines the radix of the sorOur algorithm considers 4 bits at a time of the 32-bit Symbol.frequency variable. Hence we are using radix $r \triangleq \ge 16$ sort. For each 4-bit digit in the 32-bit numbers, perform a counting sorThe radix sort loop performs these 8 counting sort operittions of 4Radix-sorting algorithms can also operate from left to right (least significant digit first) or right to left (most significant digit first) algorithm implemented here works from least significant digit to most significant digithe code, the radix can be configured by setting the RADIX and BITS PER LOOP parameters.

What would happen in increased or decreased the radition would this effect the number of counting sort operations that are performed? How would this change the resource usage, e.g., the size of the arrays?

The code stores the current state of the sort in sorting[] and previous satisfied ion of radix sort loop the current value of sorting[] is copied to previous sorting[] and then the values are sorted as they are copied back into sorting in this togram in digit location irays are used in radix sort loop to implement the counting sort on a particular thin partition s declare that these two arrays should be completely partitioned into registerarrays are small and used frequently thus this does not use many resources and can provide performance benefits Finally, current digit[] stores the digit being sorted for each item in the current iteration of the radix sort.

This code also contains two assert() calls which check assumptions about the input num symbol Since this variable determines the number of valid elements in the in array, it must be bounded by the size of that arrayuch assertions are good defensive programming practice in general to ensure that the assumptions of this function ardm\divado HLS they serve an additional purpose as well. Since num symbols determines the number of times that many of the internal loops execute, Vivado HLS can infer the tripcount of the loop based on these assemblation, Vivado HLS also uses these assertions to minimize the bitwidth of the variables used in the implemented circuit.

```
#include "huffman.h"
#include "assert.h"
const unsigned int RADIX = 16;
const unsigned int BITS_PER LOOP = 4; // should be log2(RADIX)
typedef ap uint<BITS PER LOOP> Digit;
void sort(
     /* input */ Symbiol[INPUT_SYMBOL SIZE],
     /* input */ int num symbols,
     /* output */ Symboult[INPUT SYMBOL SIZE]) {
     Symbobrevious sorting[INPUT SYMBOL SIZE], sorting[INPUT SYMBOL SIZE];
     ap_uint<SYMBOL BITS> digit histogram[RADIX], digit location[RADIX];
#pragma HLS ARRAY PARTITION variable=digit location complete dim=1
#pragma HLS ARRAY PARTITION variable=digit histogram complete dim=1
     Digit current digit[INPUT SYMBOL SIZE];
     assert(num symbols \geq = 0);
     assert(num symbols <= INPUT SYMBOL SIZE);</pre>
 copy in to sorting:
     for(int j = 0; j < num symbols; j++) {
#pragma HLS PIPELINE II=1
           sorting[j] = in[j];
     }
 radix sort:
     for(int shift = 0; shift < 32; shift += BITS PER LOOP) {
     init histogram:
           for(int \neq 0; i < RADIX; i++) {
#pragma HLS pipeline II=1
                 digit histogram[i] = 0;
           }
     compute histogram:
           for(int j = 0; j < \text{num symbols}; j++) {
#pragma HLS PIPELINE II=1
                 Digit digit = (sorting[j].frequency >> shift) & (RADIX − 1); // Extrract a digit
                 current digit[j] = digit; // Store the current digit for each symbol
                 digit histogram[digit]++;
                 previous sorting[j] = sorting[j]; // Save the current sorted order of symbols
```

```
}
            digit location[0] = 0;
      find digit location:
            for(int \neq 1; i < RADIX; i++)
#pragma HLS PIPELINE II=1
                   digit location[i] = digit location[i-1] + digit histogram[i-1];
      re_sort:
            for(int j = 0; j < \text{num symbols}; j++) {
#pragma HLS PIPELINE II=1
                   Digit digit = current digit[j];
                   sorting[digit location[digit]] = previous sorting[j]; // Movtep syembsorted location
                   out[digit location[digit]] = previous sorting[j]; // Also copy to output
                   digit location[digit]++; // Update digit location
            }
      }
}
```

Figure 11.6The sort function employs a radix sort on the input symbols based upon their frequency values.

Previously we've seen the **loop tripcount** directive used to glv&HV&vardormation about the tripcount of loops. Using assert() statements serves marthæfame purposes, with some advantages and disadvant@gesadvantage of using assert() statements is that they are checked during simulation and this information can be used to further optimize the circuit. In contrast, the **loop tripcount** directive only affects performance analysis and is not used for optimization the other hand, assert() statements can only be used to give bounds on variable values, ut can't be used to set expected or average values, the can only be done through the **loop tripcount** directive only affects performance analysis and is not used for optimization the other hand, assert() statements can only be done through the **loop tripcount** directive only affects performance analysis and is not used for optimization the other hand, assert() statements can only be used to give bounds on variable values, and the loop tripcount directives.

The body of the radix sortloop is divided into four subloops, labeled init histogram, compute histogramfind digit location, nd re sort. init histogram and compute histogram loops combine to compute the histogramthe input, based on the current digit being considered. This produces a count of number of each times each digit occurs in digit histogram. Compute histogram loop also stores the current digit being sorted for each symbol in current digit. Next, the find digit location loop computes a prefix sum of the resulting histogram values, placing the resultin digit location. In the context of the counting sort digit location contains the location of the first symbol with each digit in the newly sorted array astly, the re sort loop reorders the symbols based upon these respillating each element in its correct place in the newly sorted array. It uses the key stored in current digit select the right location from digit location. This location is incremeted each time through the re sort loop to place the next element with the same digit in the next location in the sorted array verall, each iteration

through the radix sort loop implements a counting sort on one digitunting sort is a stable sort, so that elements with the same digit remain in the same digit remain in the same digit. The array is returned in the correct final order.

We have previous discussed the histogram and prefix sum algorithms in Chapter 8.2 and 8.1. In this case, with simple code and complete partitioning of digit histogram[] and digit location[], we can achieve a loop II of 1 to compute the histogram and prefixingenthe number of bins is relatively small. The optimization of the resort loop is singlined the only recurrence is through the relatively small location provided in the relatively small location provided in the relatively small location of the resort loop II of 1 is also straightforwardNote that this approach works primarily because we've configured RADIX to be relatively than all. larger values of RADIX, it would be preferable to implement digit histogram[] and digit location[] a memories, which might require additional optimization to achieve a loop II of 1.

Another alternative that may make sense in the contexts of ode is to combine complete partitioning of digit histogram and find digit location loop sees loops access each location in these armal/s and perform operations with a minimal mount of logic. In this case, although unrolling loops would likely result in replicating the circuit for each loop body, fewer resources would be required to implement this circuit since the array accesses would be at constant if the loop was accessed for larger values of the BITS_PER_LOOP parameter this change becomes prohibitive, since each additional bit doubles the RADIX parameter, doubling the cost of these unrolled his is a somewhat common situation with parameterized code where different optimizations make sense with different parameter value

What happens to the performance and utilization results when you perform the optimizations on the prefix sum and histogram loops as specified in Chapter 8.2 aAde&tilese optimizations necessary in this case?

Is the re sort **for** loop able to achieve the specified initiation interval of one cycle? Why or why not?

For a large dataset (n > 256), what is the approximate latency, in terms of n, of the code in Figure 11.6. What portions of the code dominate the number of cythless? would this change as the RADIX parameter changes?

Note that the re sort loop not only stores the sorted arrray in sorting[] but also stores the sorted array in out[]. While this may seem redundants need to ensure that out only written to in order to obey the requirements to topleve dataflow directiven this case, out[] will be overwritten multiple times with partially sorted results, but only the final result will be passed on the following function.

The **dataflow** directive has several requirements in order to perform the task level pipelining optimization one of them is the need for single producer and consumer of data between the tasks. Since we would like to perform task level pipelining for the Huffman encoding process as shown in Figure 11.4, we must insure that each of these tasks follow this requirement. case of this sort function, which is one of the **tasks**st only consume (read from but not

write to) the input argument data and only produce (write to but not read from) the argument datan order to met this requirement, we create the internal array sorting, which is read from and written to throughout the function the input data from the argument in at the beginning of the function and write the fessalts to the output argument out at the end of the function insures that we follow the producer/consumer requirements for the dataflow directive.

11.2.3 Create Tree

The next function in the Huffman encoding process forms the binary tree representing the Huffman code. This is implemented in the create tree function shown in Figure 1:1[.]Contains num symbols Symbolementssorted from lowest to highest frequently function creates a binary tree of those symbols which is stored into three output arrays named parent, left, and right. The left and right arrays represent the left and right children of each intermediate node in the tree If the child is a leaf node, then the corresponding element of the left or right array will contain the symbolvalue of the chilotherwise it contains the spection INTERNAL NODE. Similarly, the parent array holds the index of the parent node of each intermediate mondered to the root node of the tree is defined to be index zetoe tree is also ordered the sense that a parent always has a higher index than its child the result, we can efficiently implement bottom-up and top-down traversals of the tree.

While it may be odd to think of storing a complex data structure in a tree like ishis, actually very common in embedded programming where data allocation is not allowed[53]. fact, the C library implementations of malloc() and free() often implement lowedevely management in this way to enable small allocations to be created from larger memory allocations, usually called page exturned from the operating system to efficiently manage large allocations of memory efficiently and to coordinate virtual memory using the processor page table and disk storage which usually handle large blocks of data. 4 Kilo-bytes is a typicalize for these pages or more ideas about implementing data structures using arrays, see [58].

In the Huffman tree, each symbol is associated with a leaf node inhibærimediate nodes in the tree are created by grouping the two symbols with the smallest frequency and using them a the left and right nodes of a new intermediate hadentermediate node has a frequency which is the sum ofthe frequencies which child node. This process continues by iteratively creating intermediate nodes from the two nodes with the smallest frequenties may include other intermediate nodes or leaf nother. The building process completes when all of the intermediate nodes have been incorporated into the binary tree.

There are many ways to represent this process in coordinatence, we might explicitly create an array representing every node in the tree which is sorted by frequethis yease selecting




Figure 11.7The Symbol array in is used to create the HuffmaThteree is shown graphically along with the corresponding values for the four arrays used to represent the tree (intermediate, left, right, and parent).

nodes to add to the tree is simpsience they willalways be in the same locations to sorted array. On the other hand, inserting a newly created node into the list is relatively complex because the array must again be sorted inch would require moving elements aro Alternativelywe might add pointer-like array indexes to the data structure in our array to enable the data to be logically sorted without actually moving the data aro Tinis. would reduce data copying twould increase the cost of accessing each element and require extra Islandy aug the normal algorithmic tradeoffs in the design of data structures apply in the context of HLS justiss well they apply to processors.

In this case, howeverwe can make some addition and plifying observation the most important observation is that new intermediate nodes are always created in order of the quency. might create an intermediate node with a frequency that is less than the frequency less foode, but we will never create an intermediate node with a frequency less than an already created intermediate node this suggests that we can maintain a sorted data structure by storing the nodes in two separate arrays sorted array of symbols and a sorted array of intermediates were sorted array of intermediates of each wisonly need to append to the end of the list of intermediate node there is a small extra complexity because we might need to remove zero, one, or two elements from either arbays, this turns out to be much less complex than resorting the node array.

Conceptually this algorithm is very similar to the mergesort algorithm discussed in Section 10.3. The key difference is what operation is done as elements are removed from the sorted arrays. In mergesort, he least element is simply inserted at the appropriate position in the array. In this case, the two least elements are identified and then merged into a new tree node.

This code to implement the create tree function is shown in Figurhe fits 8.block of code defines the local ariables that we use in the function quency fores the frequencies for each intermediate node as it is created ount tracks which symbols have been given a parent node in the tree, while tree count tracks which newly created intermediate nodes have been given a parent

```
#include "huffman.h"
#include "assert.h"
void create tree (
     /* input */ Symbiol[INPUT_SYMBOL SIZE],
     /* input */ int num symbols,
     /* output */ ap uint<SYMBOL BITS> parent[INPUT SYMBOL SIZE-1],
     /* output */ ap uint<SYMBOL BITS> left[INPUT SYMBOL SIZE-1],
     /* output */ ap uint<SYMBOL BITS> right[INPUT SYMBOL SIZE-1]) {
     Frequency frequency[INPUT SYMBOL SIZE-1];
     ap_uint<SYMBOL BITS> tree count = 0; // Number of intermediate nodes assigned a parent.
     ap_uint<SYMBOL BITS> in count = 0; // Number of inputs consumed.
     assert(num symbols > 0);
     assert(num symbols <= INPUT SYMBOL SIZE);</pre>
     for(int \neq 0; i< (num symbols-1); i++) {
#pragma HLS PIPELINE II=5
           Frequency node freq = 0;
           // There are two cases.
           // Case 1: remove a Symtrom in[]
           // Case 2: remove an element from intermediate[]
           // We do this twice, once for the left and once for the right of the new intermediate no
           assert(in count < num symbols || tree count < i);
           Frequency intermediate freq = frequency[tree count];
           Symbol = in[in count];
           if((in count < num symbols && s.frequency <= intermediate freq) || tree count == i) _{1}
                 // Pick symbolfrom in[].
                 left[i] = s.value; // Set input symaboleft node
                 node freq = s.frequency; // Add symmeoplency to total de frequency
                 in_count++; // Move to the next input symbol
           } else {
                 // Pick internahode without a parent.
                 left[i] = INTERNAL NODE; // Set symbol indicate an internable
                 node freq = frequency[tree count]; // Add child node frequency
                 parent[tree count] = i; // Set this node as child's parent
                 tree count++; // Go to next parentless inbenched
           }
           assert(in count < num symbols || tree count < i);
           intermediate freq = frequency[tree count];
           s = in[in count];
           if((in count < num symbols && s.frequency <= intermediate freq) || tree count == i) _{1}
```

```
// Pick symbolfrom in[].
                  right[i] = s.value;
                  frequency[i] = node freq + s.frequency;
                  in_count++;
            } else {
                  // Pick internahode without a parent.
                  right[i] = INTERNAL NODE;
                  frequency[i] = node freq + intermediate freq;
                  parent[tree count] = i;
                  tree count++;
            }
            // Verify that nodes in the tree are sorted by frequency
            assert(\ne 0 \mid | frequency[i] >= frequency[i-1]);
      }
      parent[tree count] = 0; //Set parent of last node (root) to 0
}
```

Figure 11.8:The complete code for Huffman tree creatitime code takes as input the sorted Symbol array in, the number of elements in that array n, and outputs the Huffman tree in the three arrays left, right, and parent.

node. Each iteration through the main loop creates a new intermediate node without a parent, so all of the intermediate nodes between tree countraved not yet been assigned a parent in the tree.

The main loop contains two similar blocks of death block compares the frequency of the next available symbiol[in count].frequency with the frequency of the next available intermediate node frequency[tree count] he selects the lowest frequency of the two to be incorporated as the leaf of a new intermediate nother first block does this for the left child of the new node, storing in left[i], while the second block selects the right child of the new node, storinglimbroght[i]. caseswe need to be careful to ensure that the comparison is meahinther iteration of the loop, tree count == 0 and 0, so there is no valid intermediate node to be considered and we must always select an input symbol the final iterations of the loop, it is likely that all of the input symbols whave been consumed, in count == num symbols and we must always consume an intermediate node.

The number of iterations of the loop depends on the input num symbols in an interesting way. Since each input symbol becomes a leaf node in the binary tree, we know that there will be exactly num symbols—1 intermediate nodes to be created, since this is a basic property of Atbinary tree. the end of the loop we will have created num symbols—1 new nodes, each of which has two children num symbols of these children will be input symbols and num symbols—2 will be intermediate node. There will be one intermediate node remaining as the root of the tree without This last. node is artificially assigned a parent indexense in the last line of ode. This completes the building of the Huffman tree.

In the tree, the children of an intermediate node can be either a symbol or a intermediate node In creating the huffman tree, this information isn't very important, although it will be important

later when we traverse the tree later.store this difference a specielue INTERNAL NODE is stored in left[] and right[] if the corresponding child is an intereal other than this storage essentially requires one more bit to represent in the Astrage sult, the left[] and right[] arrays are one bit larger than you might expect.

For a large dataset (n > 256), what is the approximate latency, in terms of n, of the code in Figure 11.8? What portions of the code dominate the number of cycles?

11.2.4 Compute Bit Length

The compute bit length function determines the depth in the tree for each symbol is important because it determines the number of bits used to encode each symbol the depth of each node in the tree is done using the recurrence:

$$depth(root) = 0$$

$$\forall n! = root, \quad depth(n) = depth(parent(n) + 1)$$

$$\forall n, \text{ child depth}(n) = depth(n) + 1$$

$$(11.1)$$

This recurrence can be computed by traversing the tree starting at the root node and exploring each internation of in orderAs we traverse each internation, we can compute the depth of the node and the corresponding depth (incremented by one) of any child tradesout that we don't actually care about the depth of the internal nodes, only about the depth of the child nodes. As a result, the code actually computes the recurrence:

$$child depth(root) = 1$$

$$\forall n! = root, child depth(n) = child depth(parent(n) + 1)$$
(11.2)

The code for this function is shown in Figure 11.9The input arguments to the function represent a Huffman tree in parent[], left[], and right[]ymbols contains the number of input symbols,which is one more than the number of itermediate nodes in the treeThe output length histogram[]ach element of that array stores the number of symbols with the given depth. Thus, if there are five symbols with depth three, then length histogram[3] = 5.

child depth[] stores the depth of each internal node while the tree is being Afficevetised. depth of each internable is determined in the traverse tree length histograms[] updated. internal ength histograms[] used to ensure that our function adheres the requirements for the dataflow directive, where the output array length histograms[] is The einite bistogram loop initializes these two arrays.

The init histogram loop has a **pipeline** directive with IB in place the II to something larger? What happens if we do not apply this directive?

Internal nodes in the tree are traversed from the root node, which has the largest index, down to index zeroSince the array of nodes were created in bottom-up order, this reverse order results in a top-down traverself the tree enabling the computationthof recurrence for each node in a single pass through the nodes each nodewe determine the depth of its children if the node actually does have any children which are symbols, we figure out how many children and

```
#include "huffman.h"
#include "assert.h"
void compute bit length (
     /* input */ ap uint<SYMBOL BITS> parent[INPUT SYMBOL SIZE-1],
     /* input */ ap uint<SYMBOL BITS> left[INPUT SYMBOL SIZE-1],
     /* input */ ap uint<SYMBOL BITS> right[INPUT SYMBOL SIZE-1],
     /* input */ int num symbols,
     /* output */ ap uint<SYMBOL BITS> length histogram[TREE DEPTH]) {
     assert(num symbols > 0);
     assert(num symbols <= INPUT SYMBOL SIZE);</pre>
     ap_uint<TREE DEPTH BITS> child depth[INPUT SYMBOL SIZE-1];
     ap_uint<SYMBOL BITS> interdehgth histogram[TREE DEPTH];
 init histogram:
     for(int \neq 0; i < TREE_DEPTH; i++) {
           #pragma HLS pipeline II=1
           internalength\ histogram[i] = 0;
     }
     child depth[num symbols-2] = 1; // Depth of the root node is 1.
traverse tree:
     for(int \neq num symbols -3 \Rightarrow \neq 0; i--) {
#pragma HLS pipeline II=3
           ap_uint<TREE DEPTH BITS> length = child depth[parent[i]] + 1;
           child depth[i] = length;
           if(left[i] != INTERNAL NODE || right[i] != INTERNAL NODE){
                 int children:
                 if(left[i] != INTERNAL NODE && right[i] != INTERNAL NODE) {
                       // Both the children of the originale were symbols
                       children = 2;
                 } else {
                       // One child of the originadde was a symbol
                       children = 1;
                 }
                 ap_uint<SYMBOL BITS> count = interhealgth histogram[length];
                 count += children;
                 internalength histogram[length] = count;
                 length histogram[length] = count;
           }
     }
}
```

Figure 11.9: The complete code for determining the number of symbols at each bit length.

update the histogram according thild nodes which are internated are represented by the special value INTERNAL NODE.

For a large dataset (n > 256), what is the approximate latency, in terms of n, of the code in Figure 11.9? What portions of the code dominate the number of cycles?

This code has several ecurrences. For example, one recurrence occurs because to histogram computation this case the loop is synthesized with an II of What happens if you target a lower II in the **pipeline** directive? Can you rewrite the code to eliminate the recurrences and achieve a lower II?

11.2.5 Truncate Tree

The next part of the Huffman encoding process reorganizes nodes with a depth that is larger than that specified in MAX CODEWORD LENGTH is is done by finding any symbols with a greater depth, and moving them to a levelat is smaller than that specified targetterestingly, this can be done entirely by manipulating the histogram of symbol depths, as long as the histogram is modified in a way that is consistent with the same modifications on the original tree.

The input histogram is contained in input length histogramhich was derived by the compute bit length() function described in the previous settliene are two identical utput arrays truncated length histogram1 and truncated length histogram2 rays are passed to two separate functions later in the process (canonize tree and create codewords), and thus we mu have two arrays to adhere to the single productingle consumer constraint to dataflow directive.

The code is shown in Figure 11. The copy input loop copies the data from the input array input length histogramme move nodes loop contains the bulk of processing to modify the histogram Lastly, the input length histogram function copies the internal result to other output at the end of the function.

The copy in **for** loop is not optimixed thappens to the latency and initiation interval of the truncate tree function if we use a **pipeline** or **unroll** directive Whatibatopens to the overall latency and initiation interval of the design (i.e., the huffman encoding function)?

The function continues in the second move nodes for which performs the bulk offne computation of the largest index (TREE DEPTH - the specified maximum depth for a this continues down through the array until here is a non-zero element or aches the MAX CODEWORD LENGTH. If we do not find a non-zero element, that means the initial input Huffman tree does not have any nodes with a depth larger than the target depth words, we can exit this function without performing any truncation there is a value larger than the target depth on the function continues by reorganizing the tree so that the nodes have depth smaller than the target depth. This is done by the operations in the reorder while when the large and expeth tinues to smaller depths until all nodes are rearranged with a depth smaller than the depth at a time.

```
#include "huffman.h"
#include "assert.h"
void truncate tree(
/* input */ ap uint<SYMBOL BITS> input length histogram[TREE DEPTH],
/* output */ap uint<SYMBOL BITS> output length histogram1[TREE DEPTH],
/* output */ ap uint<SYMBOL BITS> output length histogram2[TREE DEPTH]
) {
   // Copy into temporary storage to maintain dataflow properties
   copy input:
   for(int \( \ddagger 0 \); i < TREE_DEPTH; i++) {</pre>
       output length histogram1[i] = input length histogram[i];
   }
   ap_uint<SYMBOL BITS> j = MAX CODEWORD LENGTH;
   move nodes:
   for(int \( \pm \) TREE_DEPTH - 1; i> MAX_CODEWORD LENGTH; i--) {
       // Look to see if there is any nodes at lengths greater than target depth
       reorder:
       while(output length histogram1[i] != 0) {
           #pragma HLS LOOP TRIPCOUNT min=3 max=3 avg=3
          if (j == MAX CODEWORD LENGTH) {
              // Find deepest leaf with codeword length < target depth
              do {
                  #pragma HLS LOOP TRIPCOUNT min=1 max=1 avg=1
              } while(output length histogram1[j] == 0);
          }
          // Move leaf with depth i depth i+1.
          output length histogram1[j] -= 1; // The node atisewellonger a leaf.
          output length histogram1[j+1] += 2; // Two new leaf nodes are attached at level
          output length histogram1[i-1] += 1; // The leaf nodeiat1|eyets attached here.
          output length histogram1[i] -= 2; // Two leaf nodes have been losti.from level
          // now deepest leaf with codeword length < target length
          // is at level(j+1) unless j+1 == target length
          j++;
       }
   }
```

```
// Copy the output to meet dataflow requirements and check the validity
unsigned int limit = 1;
copy output:
    for(int \( \delta \) 0; i < TREE_DEPTH; i++) {
        output length histogram2[i] = output_length histogram1[i];
        assert(output length histogram1[i] >= 0);
        assert(output length histogram1[i] <= limit);
        limit *= 2;
}
</pre>
```

Figure 11.10The complete code for rearranging the Huffman tree such that the depth of any node is under the target specified by the parameter MAX CODEWORD LENGTH.

The reorder **while** loop moves one node in each itensetions if statement is used to find the leaf node with the largest depthe will then alter this node by making it an intermediate node, and adding it and the leafode with a depth larger than than target as childrens if clause has a **do/while** loop that iterates downward from the target looking for a non-zero entry in the truncated length histogram arrayworks in a similar manner as the beginning the move nodes **for** lowhen it has found the deepest leaf node less than the target depth, it stops. The depth of this node is stored in j.

Now we have a node with a depth i larger than the target, and a node with a depth smaller than the target stored in We move the node from depth a node from j into child nodes at depth j+1. Therefore, we add two symbols to truncated length histogram making a new intermediate node a deptth jus, we subtract a symbol move the other leaf node from depth i to depth 1. And we subtract two from truncated length histogram[i] since one of the nodes went to level j+1 and the other when to level histogram are performed in the four statements on the array truncated length histogram added a symbol level j+1, we update jwhich holds the highest level der the target level nd then we repeat the procedure. This is done until there are no additional symbols with a depth larger than the target.

The function completes y creating an additionatopy of the new bit lengths. This is done by storing the updated bit lengths in the array truncated_length histogram1 into the array truncated length histogramWe will passthese two arrays to the final two functions the huffman encoding top function; need two arrays to insure that the constraints of the **dataflow** directive are met.

11.2.6 Canonize Tree

The canonization process consists of two loops, labeled init bits_and process isynthibids. loop executes first, initializing synthibids[] array to (The process symbols loop then processes the symbols in sorted order from smallest frequency to largest frequent), the least frequent

```
#include "huffman.h"
#include "assert.h"
void canonize tree(
/* input */ Symbsolrted[INPUT SYMBOL SIZE],
/* input */ ap uint<SYMBOL BITS> num symbols,
/* input */ ap uint<SYMBOL BITS> codeword length histogram[TREE DEPTH],
/* output */ CodewordLength syloritls[JINPUT SYMBOL SIZE] ) {
   assert(num symbols <= INPUT SYMBOL SIZE);</pre>
   init bits:
   for(int \( \delta \); i < INPUT_SYMBOL_SIZE; i++) {</pre>
       symbobits[i] = 0;
   }
   ap_uint<SYMBOL BITS> length = TREE DEPTH;
   ap_uint<SYMBOL BITS> count = 0;
   // Iterate across the symbols from lowest frequency to highest
   // Assign them largest bit length to smallest
   process symbols:
   for(int k = 0; k < num symbols; k++) {
       if (count == 0) {
          //find the next non-zero bit length
           do {
              #pragma HLS LOQP TRIPCOUNT min=1 avg=1 max=2
              length--;
              // n is the number of symbols with encoded length i
              count = codeword length histogram[length];
           while (count == 0);
       symbobits[sorted[k].value] = length; //assign kytronbralve length bits
       count--; //keep assignirbits untilve have counted off n symbols
   }
}
```

Figure 11.11The complete code for canonizing the Huffman tree, which determins the number of bits for each symbol.

```
int k = 0;
process symbols:
for(length = TREE DEPTH; length >= 0; length--) {
    count = codeword length histogram[length];
    for(i= 0; i < count; i++) {
        #pragma HLS pipeline II=1
        symbobits[sorted[k++].value] = length;
    }
}</pre>
```

Figure 11.12Alternate loop structure for the process symbols loop in Figure 11.11.

symbols are assigned the longest codes while the most frequent symbols are assigned the shortest code. Each time through the process symbols loop, we assign the length of others are designed. Of the symbols determined by the the inner do/while looping the steps through the histogram of lengths. This loop finds the largest bit length that has not yet had codewords assigned and stores the number of codewords in that length in the through the outer loop, count is decremented until we run out of codewords count becomes zero, the inner do/while loop executes again to find a length with codewords to assign.

Note that the process symbols loop cannot be pipelined because the inner **do/while** loop cannot be unrolledThis is somewhat awkward as the inner loop will usually execute exactly once, stepping to the next length in the histog@mhy in somewhat rare cases will the inner loop need to execute more than once if we happen to get to a length which does not have any codewordsmassigned. this casethere's not too much of a loss since all the operations in the loop are simple operations that are unlikely to be pipelinewith the exception of the memory operation are other ways to structure this loop, however, which can be pipelinewossibility is to use an outer for loop to iterate over codeword length histogram[] and an inner loop to count each symbol, as show in Figure 11.12.

Implement the code in Figure 11.11 and the alternate code structure in FM/miehl 1.12. results in higher performance? Which coding style is more natural to you?

11.2.7 Create Codeword

The final step in the encoding process is to create the codeword for each symbol process simply assigns each symbol in order according to the properties of a Canonical Huffmean code. first property is that longer length codes have a higher numeric value than the same length prefix of shorter codes. The second property is that codes with the same length increase by one as the symbol value increases order to achieve these properties while keeping the code stimsple, useful to determine the first codeword of each length know the number of codewords of each length given by codeword length histogram, then this can be found using the following recurrence

```
first codeword(1)= 0 \forall i > 1, first codeword(i)= (first codeword(i - 1) + codeword length histogram(i - 1)) << 1 (11.3)
```

Essentially, rather than actually assigning the codewords one after another, this recurrence allocat all the codewords firsthis allows us to actually assign the codewords in order of symbol without being concerned about also ordering them by length or frequency.

In addition to assigning codewords to symbols lso need to format the codewords so that they can be easily used for encoding and decoding that use Huffman encoding often store codewords in bit-reversed or the same the decoding process easier since the bits are stored in the same order that the tree is traversed during decoding, from root node to leaf node.

The code implementing the create codewords function is shown in Figursylnbbbits[] contains the length of the codeword for each symbol and codeword length histogram[] contains the number of codewords with each length be output encoding presents the encoding for each symbol. Each element consists to a codeword and the length of codeword packed together. The maximum length of a codeword is given by the MAX CODEWORD LENGTH parameter. In turn, this determines the number of bits required to hold the codeword, which is given by CODEWORD LENGTH BITS. The CODEWORD LENGTH BITS least significant bits of element in the encoding array contains the same value received from the input doits y by high order MAX CODEWORD LENGTH bits of each encoding element contains the actual codeword. Using 27 bits for MAX CODEWORD LENGTH resulting in CODEWORD LENGTH BITS of a particularly useful combination, since each element of encoding[] fits in a single 32-bit word.

The code consists primarily **b**wo loops,labeled first codewords and assign codewidnels. first codewords loop finds the first codeword with each leinghlementing the recurrence in Equation 11.3. The assign codewords loop finally associates each **synthhoo** lcodeword. The codeword is found using the lengtheof codeword and indexing into the correct element of first codeword when main complexity of this code is in the bit reversal process, which is based on the bit reverse function the have talked about this function previously in the FFT chapter (see Chapter 5.3), so we willnot discuss it here again for the bits in the codeword next statement removes the least significabits of eaving only the bit-reversed codewidnels. bit-reversed codeword is then packed in the high-order bits together with the length of the symbol in the low-order bits and stored in encoding by, the value in first codeword is incremented.

In the code in Figure 11.13,the inputs actually contain some redundaint formation. In particular, we could compute the number of symbols for each bit length stored in codeword length histogram[] from the length of each codeword with signature and computation in this code we've chosen to reuse the histogram originally computed in the truncate tree() function tead we could save the storage by recomputing the histogram. Do you think this is a good tradeoff? How many resources are required to compute the histogram in this function? How many resources are required to communicate the histogram through the pipeline?

Estimate the latency of the code in Figure 11.13

Let us now go through our running example and show how this is used to derive the initial codewords the example, the symbols A, D, and E have two bits for their encoding; symbol C has

```
#include "huffman.h"
#include "assert.h"
#include <iostream>
void create codeword(
/* input */ CodewordLength sybitsoINPUT SYMBOL SIZE],
/* input */ ap uint<SYMBOL BITS> codeword length histogram[TREE DEPTH],
/* output */ PackedCodewordAndLength encoding[INPUT SYMBOL SIZE]
) {
   Codeword first codeword[MAX CODEWORD LENGTH];
   // Computes the initiabdeword value for a symitabl bit length i
   first codeword[0] = 0:
   first codewords:
   for(int ≠ 1; i < MAX_CODEWORD LENGTH; i++) {</pre>
       #pragma HLS PIPELINE II=1
       first codeword[i] = (first codeword[i-1] + codeword length histogram[i-1]) << 1;
       Codeword c = first codeword[i];
       // std::cout << c.to string(2) << " with length " << i'\n";
   }
   assign codewords:
   for (int ≠ 0; i < INPUT_SYMBOL_SIZE; ++i) {
       #pragma HLS PIPELINE II=5
       CodewordLength length = sybribs[i];
       //if symbolhas 0 bits, it doesn't need to be encoded
       make codeword:
       if(length != 0) {
          // std::cout << first codeword[length].to string(2) << "\n";
          Codeword out reversed = first codeword[length];
          out reversed.reverse():
          out reversed = out reversed >> (MAX CODEWORD LENGTH - length);
          // std::cout << out reversed.to string(2) << "\n";
          encoding[i] = (out reversed << CODEWORD LENGTH BITS) + length;
          first codeword[length]++;
       } else {
          encoding[i] = 0;
   }
}
```

Figure 11.13The complete code for generating the canonical Huffman codewords for each of the symbols. The codewords can be computed with knowledgeurfiber ofbits that each symbol uses (stored in the inputarray symbolits[]). Additionally, we have another inputarray codeword length histograwhith stores at each entry the numbersymbols with codewords at that bit length output is the code word for each symbol stored in the encoding[] array.

three bits; and symbols B and F have four libits, we have:

$$\begin{array}{l} \text{bit_length}(1) = 0 \\ \text{bit_length}(2) = 3 \\ \text{bit_length}(3) = 1 \\ \text{bit_length}(4) = 2 \end{array} \tag{11.4}$$

Using Equation 11.3 to calculate the values of first codeword, we determine:

first codeword(1)= 0 = 0b0
first codeword(2)=
$$(0 + 0) << 1 = 0b00$$

first codeword(3)= $(0 + 3) << 1 = 6 = 0b110$
first codeword(4)= $(6 + 1) << 1 = 14 = 0b1110$

Once we have determined these values consider each symbolorder from smallest to largest. For each symboly determine the length of its codeword and assign the next codeword of the appropriate length in the running example, we consider symbols $A_{\rm s}$, C, D, E, and F in alphabeticabrder. The symbol has two bits for its encoding we perform a lookup into first codeword [2] = Thus we assign the codeword for A to 0b We increment the value at first codeword [12] 1. The symbol has four bits Since first codeword [4] = 14 = 0b 11 de the sassigned the codeword 0b 13 frobol C has three bits value of first codeword [3] = 6 = 0b 110, thus it gets the codeword 11 from both two bits so it gets first codeword [2] = 1 = 0b 01; remember that we incremented this value after we assigned the codeword AtoSsymbol has two bits so it gets the codeword 0b 11 + 1 = A for bits four bits so it gets the codeword 0b 1110 + 1 = 0b 1111.

The final codewords for all of the symbols are:

$$A \rightarrow 00$$

$$B \rightarrow 1110$$

$$C \rightarrow 110$$

$$D \rightarrow 01$$

$$E \rightarrow 10$$

$$F \rightarrow 1111$$

$$(11.6)$$

11.2.8 Testbench

The final part of the code is the testberhole. Is shown in Figure 11. The general structure is to read the input frequency values from apribeess them using the huffman encoding function, and compare the resulting codewords with an existing golden reference that is stored in a file.

The main() function starts by setting up the variables required to read the frequencies from a file (in this case the file is huffman.random256.txt) and puts them into into in the file to array function, hich takes as input the filename for the input data and the length of data (array length) nd stores the entries in that file into array fileble. This file contains the frequency of each symbol values are stored in symbol order, thus the first value of the file represents the frequency of symbol '0', and so on.

The main() function continues by initializing in[] using the frequencies from the mediales the top huffman encoding functions. function returns the encoded symbol values in encoding[]. Since the result obscressing should be a prefix code, check that the properties as prefix code are actually satisfied the result is then compared to the codewords stored in a golden reference, which is stored in the file huffman.random 256.9 Welled. do this by writing the result

```
#include "huffman.h"
#include <stdio.h>
#include <stdlib.h>
void file to array(const char *filename, ap uint<16> *&array, int array length) {
      printf("Start reading file [%s]\n", filename);
      FILE *file = fopen(filename, "r");
      if(file == NULL) {
            printf("Cannot find the input file\n");
            exit(1);
      }
      int file value = 0;
      int count = 0;
      array = (ap uint<16> *) malloc(array length*sizeof(ap uint<16>));
      while(1) {
            int eof check = fscanf(file, "%x", &file value);
            if(eof check == EOF) break;
            else {
                  array[count++] = (ap uint<16 \ge) file value;
      fclose(file);
      if(count != array length) exit(1);
}
int main() {
      printf("Starting canonidalffman encoding testbench\n");
      FILE *output file;
      int return val 0;
      ap_uint<16> *frequencies = NULL;
      file to array("huffman.random256.txt", frequencies, INPUT_SYMBOL SIZE);
      Symboln[INPUT_SYMBOL SIZE];
      for (int \( \delta \) ; i < INPUT_SYMBOL_SIZE; i++) {</pre>
            in[i].frequency = frequencies[i];
            in[i].value = i;
      }
      int num nonzero symbols;
```

```
PackedCodewordAndLength encoding[INPUT SYMBOL SIZE];
     huffman encoding(in, encoding, &num nonzero symbols);
     output file = fopen("huffman.random256.out", "w");
     for(int \( \dagger 0 \); i < INPUT_SYMBOL_SIZE; i++)</pre>
         fprintf(output file, "%dx\n", i, (unsigned int) encoding[i]);
     fclose(output file);
     printf ("\n**************Comparing against output data***********
     if (system("diff huffman.random256.out huffman.random256.golden")) {
         fprintf(stdout, "*******************************
         fprintf(stdout, "FALIQutput DOES NOT match the golden output\n");
         fprintf(stdout, "******************************
         return va 1;
     } else {
         fprintf(stdout, "*******************************
         fprintf(stdout," PASS:he_output matches the golden output\n");
         fprintf(stdout, "*******************************
         return va 0:
     }
     printf("Ending canonitalffman encoding testbench\n");
     return return val;
}
```

Figure 11.14The complete code for the canonical Huffman encoding testeodb.initializes the in array with data from an input file passes that into the top huffman encoding function. Then it stores the resulting codewords into a file, and compares that with another golden reference file. It prints out the results of the comparison, and returns the appropriate value.

to a file named random256.out and performing a file comparison using the diffteodiff tool returns '0' if the files are identical and non-zero if the files are different if condition occurs when the files are different, and the else condition is executed when the files are the same in both cases, we print out a message and set the retorthead ppropriate valuation return value is used by the VivaduLS tool during cosimulation to check the correctness of linesults. return value should be '0' if it passes, and non-zero if it does not pass.

11.3 Conclusion

Huffman Coding is a common type of data compression used in many applications ding and decoding using a Huffman code are relatively simple operations, generating the Huffman code itself can be a computationally challenging problemany systems it is advantageous to have relatively small blocks of data, implying that new Huffman codes must be created often, making it worthwhile to accelerate.

Compared to other algorithms we've studied in this book, creating a Huffman code contains a number ofteps with radically different code structurement are relatively easy to parallelize, while others are more challengingome portions of the algorithm naturally have higher O(n) complexity, meaning that they must be more heavily parallelized to achieve a balanced pipeline. Howeverusing the **dataflow** directive in VivadeLS, these different code structures can be linked together relatively easily

Bibliography

- [1] Ameer M.S. Abdelhadi and Guy G.F. Lemieux. Modular multi-ported SRAM-based memories. In *Proceedings of the International pages 35–44*ACM, 2014. ISBN 978-1-4503-2671-doi: 10.1145/2554688.255470BL http://doi.acm.org/10.1145/2554688.2554773.
- [2] *SystemC*. Accellera, 2.3.2 edition, October 2017. URL http://www.accellera.org/downloads/standards/systemc.
- [3] Hassan M. Ahmed, Jean-Marc Delosmeand Martin Morf. Highly concurrent computing structures for matrix arithmetic and signal proceded from puter, 15(1):65–82, 1982.
- [4] Raymond J. Andraka. Building a high performance bit-seriphocessor in an FPGA. In *Proceedings of Design SuperCon*, volume 96, pages 1–5, 1996.
- [5] Oriol Arcas-Abella et alAn empirical evaluation of high-level synthesis languages and tools for database acceleration. Proceedings of the Internation Programmable Logic and Applications Conference (FPL), pages 1–8. IEEE, 2014.
- [6] AMBA AXI and ACE Protocol Specificatio ARM Limited, v1.0 edition, 201 BRL http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0022e/index.html.ARM IHI 0022E.
- [7] Bryce E. Bayer.Color imaging array, July 19765 3971065.
- [8] SamuelBayliss and George A. Constantinides. Optimizing SDRAM bandwidth forcustom FPGA loop accelerators of Proceedings of Internation Symposium on Field Programmable Gate Arrays (FPGA), pages 195–204. ACM, February 2012.
- [9] Marcus Bednara et allradeoff analysis and architecture design of a hybrid hardware/software sorter. In *Proceedings of the Internation Donference on Application-specific Systems, Architectures and Processors (ASAP)*, pages 299–308. IEEE, 2000.
- [10] Vaughn Betz and Jonathan Rose. VPR: A new packing, placement and routing to the FPGA research. In *Proceedings of the International Field Programmable Logic and Applications Conference (FPL)*, pages 213–222. Springer, 1997.
- [11]Guy E. Blelloch. Prefix sums and their applications. Technical Report CMU-CS-90-190, School of Computer Science, Carnegie Mellon University, November 1990.
- [12]Stephen Brown and Jonathan Rose. FPGA and CPLD architectAutestorial. *IEEE Design and Test of Computers*, 13(2):42–57, 1996.

[13]Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoonaj, ason H Anderson Stephen Browmand Tomasz Czajkowsk Leg Up: high-levelsynthesis for FPGAbased processor/accelerator system Psroceedings of the Internation on Field Programmable Gate Arrays (FPGA), pages 33–36. ACM, 2011.

- [14]Jianwen Chen, Jason Cong, Ming Yan, and Yi Zou. FPGA-accelerated 3D reconstruction using compressive sensing. *Proceedings affie Internation Symposium on Field Programmable Gate Arrays (FPGA)*, pages 163–166. ACM, 2012.
- [15]Jason Cong, Bin Liu, Stephen Neuendorffer, Juanjo Noguera, Kees Vissers, and Zhiru Zhang. High-levelsynthesisfor fpgas: From prototyping to deployment/*IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems (TCAD)*, 30(4):473–491, 2011.
- [16]James W. Cooley and John W. TukeyAn algorithm for the machine calculation of complex fourier series. *Mathematics oComputation* 19(90):297–301965. ISSN 00255718 JRL http://www.jstor.org/stable/2003354.
- [17]Thomas H. Cormen, Charles E. Leiserson, Ronald L. Rivest, and Clifford Stein. *Introduction to Algorithms, Third Edition*MIT Press, 3rd edition, 20095BN 0262033844, 9780262033848.
- [18]Philippe Coussy and Adam Morawieligh-levelynthesis, volume Springer, 2010.
- [19]Steve Dai,Ritchie Zhao,Gai Liu, Shreesha SrinathUdit Gupta, Christopher Battenand Zhiru ZhangDynamic hazard resolution for pipelining irregular loops in high-level synthesis. In *Proceedings of the International Type of the Internation on Field Programmable Gate Arrays (FPGA)*, pages 189–194017.ISBN 978-1-4503-4354-doi: 10.1145/3020078.3021754. http://doi.acm.org/10.1145/3020078.3021754.
- [20]Jeffrey Dean and Sanjay Ghemawat. MapReSiroexlified data processing on large clusters. Communications of ACM, 51(1):107–11Banuary 2008JSSN 0001-0782doi: 10.1145/1327452.13274912. http://doi.acm.org/10.1145/1327452.1327492.
- [21] Alvin M. Despain. Fourier transform computers using CORDIC iterations. *IEEE Transactions on Computers*, 100(10):993–1001, 1974.
- [22]J. Detrey and F. de Dinechir Floating-point trigonometric functions for FPGA Proceedings of the International Field Programmable Logic and Applications Conference (FPL), pages 29–34, August 200 Toi: 10.1109/FPL.2007.4380621.
- [23]L Peter DeutschDEFLATE compressed data format specification version 996.
- [24]Jean Duprat and Jean-Miche Muller. The CORDIC algorithm: new results for fast VLSI implementation IEEE Transactions on Computers, 42(2):168–178, 1993.
- [25]Brian P. Flannery, William H. Press, Saul A. Teukolsky, and William Vetterling Numerical recipes in CPress Syndicate of the University of Cambridge, New York, 1992.
- [26]DanielD. Gajski, Nikil D. Dutt, Allen C.H. Wu, and Steve Y.L.Lin. *High-LeveSynthesis: Introduction to Chip and System DesSign*inger Science & Business Media, 2012.
- [27]W Morven Gentleman and Gordon Sandlesst fourier transforms for fun and profit. In Proceedings of the November 7-10, 1966, fall joint computer conference, pages 563-578. ACM 1966.

[28]Nivia GeorgeHyoukJoong LeeDavid Novo, Tiark Rompf, Kevin J. Brown, Arvind K. Sujeeth, Martin Odersky, Kunle Olukotun, and Paolo lenne. Hardware system synthesis from domain-specific languages. Proceedings of the International Programmable Logic and Applications Conference (FPL), pages 1–8. IEEE, 2014.

- [29]Sumit Gupta,Rajesh Gupta,Nikil Dutt, and Alexandru Nicolau SPARK: A Parallelizing Approach to the High-lesethesis of Digitalircuits. Kluwer, 2004ISBN 1-4020-7837-4.
- [30]Scott Hauck and Andre DeHorneconfigurable computiting: theory and practice of FPGA-based computation, volumeding an Kaufmann, 2010.
- [31]James HegartyRoss Daly,Zachary DeVitoJonathan Ragan-KelleyMark Horowitz,and Pat Hanrahan.Rigel: Flexible multi-rate image processing hardwace Trans. Graph., 35(4):85:1–85:1JuJy 2016. ISSN 0730-0301doi: 10.1145/2897824.2925892L http://doi.acm.org/10.1145/2897824.2925892.
- [32]M. Heideman, D. Johnson, and C. Burr@auss and the history of the fast fourier transform. ASSP Magazine,IEEE, 1(4):14–21October 1984JSSN 0740-7467doi: 10.1109/MASSP. 1984.1162257.
- [33]David A. Huffman. A method for the construction of minimum-redundancy codes. *Proceedings* of the IRE, 40(9):1098–1101, 1952.
- [34]Ryan Kastner, Anup Hosangadiand Farzan Fallah. Arithmetic optimization techniques for hardware and software design bridge University Press, 2010.
- [35]David Knapp. Behaviora Synthesis: Digital System Design using the Synopsys Behavioral Compiler. Prentice-Hall, 1996 SBN 0-13-569252-0.
- [36]Donald Ervin Knuth. The art of computer programming and searching lume 3. Pearson Education, 1998.
- [37]CharlesEric Laforest, Zimo Li, Tristan O'rourke, Ming G. Liu, and J. Gregory Steffan. Composing multi-ported memories on FPGACM Transactions on Reconfigurable Technology and System(STRETS), 7(3):16:1-16:25 eptembe 2014. ISSN 1936-7406.doi: 10.1145/2629629RL http://doi.acm.org/10.1145/2629629.
- [38]Glen G. Langdon Jr, Joan L. Mitchell, William B. Pennebaker, and Jorma J. Rissamiden. metic coding encoder and decoder system, February 20/51990ent 4,905,297.
- [39]Dajung Lee, Janarbek Matai, Brad Weals, and Ryan Kastner. High throughput channel tracking for JTRS wireless channel emulation? roceedings of the International Programmable Logic and Applications Conference (FPL). IEEE, 2014.
- [40]Edward A. Lee and David GMesserschmittPipeline interleaved programmable DSPs: chitecture IEEE Transactions on Acoustic Speechand SignaProcessing (TASSP) 35(9): 1320–1333, September 1987.
- [41]Edward A. Lee and Pravin Varaiya. Structure and Interpretation Signals and Systems, Second Edition 2011. ISBN 057807719 URL Lee Varaiya.org.
- [42]Edward Ashford Leelato and the Nerdihe Creative Partnership of Humans and Technology.MIT Press, 2017ISBN 978-0262036481.

[43]C. LeisersonF. Rose, and J. Saxe. Optimizing synchronous circuitry by retiming *Caltech Conference On VLSI*, 1993.

- [44]G. Liu, M. Tan, S. Dai, R. Zhao, and Z. ZhangArchitecture and synthesis for area-efficient pipelining of irregular loop neteractions on Computer-aided Design of Integrated Circuits and Systems (TCAD) 36(11):1817–1830 ovember 2017ISSN 0278-0070.doi: 10.1109/TCAD.2017.2664067.
- [45]Rui Marcelino et al. Sorting units for FPGA-based embedded systems. In *Distributed Embedded SystemsDesign, Middleware and Resources*, pages 11–22. Springer, 2008.
- [46]Janarbek Matai, Pingfan Meng, Lingjuan Wu, Brad T Weals, and Ryan Kastersigning a hardware in the loop wireless digital channel emulator for software defined radio. In *Proceedin of the Internation Donference on Field-Programmable Technology (FPT)*. IEEE, 2012.
- [47]Janarbek Matai, Joo-Young Kim, and Ryan Kastner. Energy efficient canonical filman encoding. In *Proceedings of the Internationa Conference on Application-specific Systems, Architectures and Processors (ASAP)*. IEEE, 2014.
- [48]Janarbek Matai, Dustin Richmond, Dajung Lee, and Ryan Kastnebling FPGAs for the massesarXiv preprint arXiv:1408.5870, 2014.
- [49]Janarbek Matai, Dustin Richmond, Dajung Lee, Zac Blair, Qiongzhi Wu, Amin Abazari, and Ryan Kastner.Resolve.Generation of high-performance sorting architectures from high-level synthesist. Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA), pages 195–204. ACM, 2016. ISBN 978-1-4503-3856-0.1de/45/2847263.2847268. URL http://doi.acm.org/10.1145/2847263.2847268.
- [50] Carver Mead and Lynn Conwaytroduction to VLSI systems, volume 140200 son-Wesley Reading, MA, 1980.
- [51] Giovanni De Micheli. *Synthesis and optimization di*gital circuits. McGraw-Hill Higher Education, 1994.
- [52]Shahnam Mirzaei, Anup Hosangadi, and Ryan Kastae implementation of high speed fir filters using add and shift method Computer Design, 2006. ICCD 2006. International Conference on, pages 308–313. IEEE, 2007.
- [53]MISRA. Guidelines for the Use office C Language in Criticallystems March 2013 JSBN 978-1-906400-10 JRL https://www.misra.org.uk.
- [54]Rene Mueller et al. Sorting networks on FPGAs. The VLDB Journal—The International Journal on Very Large Data Bases, 21(1):1-23, 2012.
- [55]Jorge Ortiz et al streaming high-throughput linear sorter system with contention buffering. International ournal of Reconfigurable Computing, 2011.
- [56]Marios C. Papaefthymiowinderstanding retiming through maximum average-weight cycles. In SPAA '91: Proceedings of the third annual ACM symposium on Parallellgorithms and architectures, pages 338–348, 1991.
- [57]William B. Pennebake PEG: Still image data compression standandinger, 1992.

- [58] Robert Sedgewick Algorithms in CAddison-Wesley, 2001 BBN 978-0201756081.
- [59]Bhaskar Sherigar and Valmiki Ramanujan. Huffman decoder used for decoding both advanced audio coding (AAC) and MP3 audio, June 29 2050 Patent App. 10/880,695.
- [60]F. Winterstein, S. Bayliss, and G. A. Constantinides High-levels ynthesis of ynamic data structures: A case study using Vivado HLSn *Proceedings of the Internation Symposium on Field Programmable Gate Arrays (FPGA)*, pages 362–365, December 2010 1109/FPT.2013.6718388.
- [61]Ian H. Witten, Radford M. Neal, and John G. Cleary. Arithmetic coding for data compression. Communications of the ACM, 30(6):520–540, 1987.
- [62] *UltraScale ArchitectureConfigurableLogic Block (UG574)*. Xilinx, v1.5 edition, February 2017. URL https://www.xilinx.com/support/documentation/user_guides/ug574-ultrascale-clb.pdf.
- [63] Vivado Design Suite User Guildegh-Level Synthesis (UG902). Xilinx, v2017.1 edition, April 2017. URL https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_1/ug902-vivado-high-level-synthesis.pdf.
- [64] *UltraScale Architecture Configuration (UG570)*. Xilinx, v1.7 edition, March 2017. URL https://www.xilinx.com/support/documentation/user_guides/ug570-ultrascale-configuration.pdf.

Glossary

- array partitioning Dividing a single logical array into multiple physical metholise2,.177
- bitstream The configuration data used to program the functionality of an BPGA.
- BRAM A block RAM is a configurable random access memory that is embedded throughout an FPGA for data storage and communicatian,.131, 150, 164, 189, 232
- **C/RTL cosimulation** The process of verifying an RTL design generated by HLS using testvectors captured from the C testbend 28
- **Compressed Row Storage** Compressed Row Storage is a technique for representing a sparse matrix. It allows large matrices with a small number of elements to be stored and operated on efficiently.117
- data rate The frequency at which a task can process the input diatas often expressed in bits/second and thus also depends on the size of the input Odata.
- Discrete Fourier Transform An transformation that takes a discrete signal nverts it to a frequency-domain representation 7.7, 99, 231
- **EDA** Electronic design automation (EDA) are a setsofftware tools used to aid the hardware design process.11
- **Fast Fourier Transform** An optimized version of the Discrete Fourier Transform (DFT) which requires fewer operation 51, 99
- **FF** A flip-flop (FF) is a circuit that can store informati\(\mathbb{W}\)e typically think of it as storing one bit of data and are a fundamenbalilding block for creating memories in digitalits.. 14, 150, 164, 232
- finite impulse response A common digniterial processing task that performs a convolution on the input signal with a fixed signal hat is defined by its coefficients FIR is often performed in hardware and can be efficiently implementation.
- FPGA A field-programmable gate array (FPGA) is an integrated circuit that can be customized or programmed after it is manufactured ("in the fielb!",) 232
- HLS High-level synthesis is a hardware design process that translates an algorithmic description (which is decoupled from the cycle to cycle behavior) into a register transfered hardware description language which specifies the exact behavior of the circuit on a cycle-by-cycle basis11, 188

Glossary Glossary

I/O block An I/O block provides the interface between the FPGA fabric and the remainder of the system. I/O blocks can talk to memories (e.gon-chip caches and off-chip DRAM, microprocessors (using AXI or other protocols), sensors, actuator 1,6et 233

- IP core An RTL-level component with well-defined interfaces enabling it to be incorporated into a larger designOften used as a way of hiding the 'intellectual property' from another company, hence the name18
- **logic synthesis** The process of converting an glsrtl design into a netlist of device-level primitives.
- **loop interchange** A code transformation that changes the order of loop operations. formation is often a useful approach to addressing recurrences 9/4 code..
- **loop pipelining** Enabling multiple iterations of a loop to run concurrently sharing the same functional units.84
- **LUT** A lookup table (LUT) is a memory where the address signalthe inputs and the corresponding outputs are contained in the memory dhisieskey computational component of modern field-programmable gate array (FPGIA)\$.232
- netlist An intermediate design artifact consisting of device-level primitive elements and the connectionsbetween them.In FPGA designs, the primitive elementisclude lookup table (LUT)s,flip-flop (FF)s, and block RAM (BRAM)s.13
- **partial loop unrolling** A transformation where the body of a loop is replicated multiple times. This is often used in processor systems to reduce loop condition overhead or to provide opportunities for vectorizatibmHLS, it can have a similar effect, enabling more operations from the same loop nest to be considered in schedithingcan improve the performance of a design.90, 126
- **place and route** The process of converting a netlist of device-level primitives into the configuration of a particular device.
- process An individual component in a dataflow architecter.
- processing element A coarse-grained concurrently executing component in and this is often used in the context of a dataflow delsign.
- recurrence A code structure that results in a feedback loop when implemented in Recircuit. currences limit the throughput of the circulate. 94
- **ROM** A Read-only Memory is a memory which is initialized to a particular value and then read but never written. In many cases the storage for ROMs can be highly optimized because their value never changes.
- routing channel routing channel rovides a flexible set of onnections between the FPGA programmable logic elements, 16, 15, 16, 233
- RTL Register-transfer level (RTL) is a hardware design abstraction which models a synchronous digital circuit using logical perations that occur between between hardware redisters. common design entry for modern digital design 23, 202

Glossary Glossary

slice A (typically small) set of LUT\$;Fs and multiplexorsThese are often reported in FPGA resource utilization report\$14, 15, 14, 15, 16

- **sorting cel**An simple stateful component that forms part of a larger sorting network or algorithm. Commonly a cell performs a compare-and-swap operation between two **Leanness**.
- **stable sort** A sorting algorithm that keeps different elements with the same sorting key in their original sequence after sorting 4, 205
- Static Single Assignment Static Single Assignment is an intermediate representation in compilers where each variable is assigned only Tobric form makes many common optimizations simpler to write 180
- switchbox A switchbox connects routing channels to provide a flesible routing structure for data routed between the programmable logic and I/O blbsk16, 15, 16
- systolic array An array of processing elements that coordinate to perform a more complex algorithm. Systolic arrays are usually designed so that each processing element encapsulates some local information and only communicates with its hoeighbors. This often enables systolic arrays to easily scale to large problem sizes by increasing the size of 180, array. 194
- task A fundamental atomic unit of behavior or high-level synthesis computation; this corresponds to a function invocation in high-level synthasis.
- **task pipelining** Being able to execute more than one task concurrently on the same accelerator in a pipelined fashion. 113, 114, 154
- task intervaThe time between when one task starts and the next starts or the difference between the start times of two consecutive tasks.
- task latency The time between when a task starts and when it **20** ishes.

Glossary _____ Glossary

Acronyms

ASIC application-specific integrated circGilossary:ASIC

BRAM block RAM. Glossary:BRAM, 17, 18, 131, 150, 152, 164, 189, 232

CRS compressed row stora@lossary:Compressed Row Storage, 117, 118, 119, 120

DFT Discrete Fourier Transform*Glossary:*Discrete Fourier Transform, 4, 77, 79, 80, 81, 82, 83, 92, 94, 92, 96, 97, 99, 100, 102, 116, 231

EDA electronic design automati@lossary:EDA, 11

FF flip-flop. *Glossary:*FF, 14, 15, 18, 17, 18, 150, 164, 232

FFT Fast Fourier Transform. *Glossary:* Fast Fourier Transform77,97,99,100,102,103,104, 105, 107, 108, 109, 111, 113, 114, 113, 114, 116

FPGA field-programmable gate arrayossary:FPGA, 11, 13, 14, 15, 16, 17, 232

HLS high-level synthesi@lossary:HLS, 11, 12, 13, 15, 18, 188

LUT lookup table. *Glossary:*LUT, 13, 14, 13, 14, 15, 232

PAR place and route *Glossary*: place and route, 13

PE Processing Element Glossary: processing element, 153, 154

ROM Read-only Memory Glossary: ROM, 96

RTL register-transfer leve@lossary:RTL, 11, 13, 123, 128, 202, 231

SSA static single assigment. Static Single Assignment, 180