

The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

· Bit 0 - C: Carry Flag

The Carry Flag C indicates a Carry in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

General Purpose Register File

The Register File is optimized for the AVR Enhanced RISC instruction set. In order to achieve the required performance and flexibility, the following input/output schemes are supported by the Register File:

- One 8-bit output operand and one 8-bit result input.
- Two 8-bit output operands and one 8-bit result input.
- Two 8-bit output operands and one 16-bit result input.
- · One 16-bit output operand and one 16-bit result input.

Figure 3 shows the structure of the 32 general purpose working registers in the CPU.

Figure 3. AVR CPU General Purpose Working Registers

7	0	Addr.	
R0	24 6 70	0x00	
R1		0x01	
R2	-1, -1,14	0x02	
R13		0x0D	
R14	4 - 42 - 43	0x0E	
R15		0x0F	
R16		0x10	
R17		0x11	
R26		0x1A	X-register Low Byte
R27	4 B BU	0x1B	X-register High Byte
R28		0x1C	Y-register Low Byte
R29		0x1D	Y-register High Byte
R30		0x1E	Z-register Low Byte
R31		0x1F	Z-register High Byte

General Purpose Working Registers

Most of the instructions operating on the Register File have direct access to all registers, and most of them are single cycle instructions.

As shown in Figure 3, each register is also assigned a Data memory address, mapping them directly into the first 32 locations of the user Data Space. Although not being physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y-, and Z-pointer Registers can be set to index any register in the file.



Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of the these address pointers can also be used as an address pointer for look up tables in Flash Program memory. These added function registers are the 16-bit X-, Y-, and Z-register, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

The Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every Program memory address contains a 16- or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot program section and the Application program section. Both sections have dedicated Lock Bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section must reside in the Boot program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The Stack Pointer SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, SPI, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Register File, 0x20 - 0x5F.



 AV_{CC}

 $\rm AV_{CC}$ is the supply voltage pin for the A/D Converter, Port C (3..0), and ADC (7..6). It should be externally connected to $\rm V_{CC}$, even if the ADC is not used. If the ADC is used, it should be connected to $\rm V_{CC}$ through a low-pass filter. Note that Port C (5..4) use digital supply voltage, $\rm V_{CC}$.

AREF

AREF is the analog reference pin for the A/D Converter.

ADC7..6 (TQFP and MLF Package Only)

In the TQFP and MLF package, ADC7..6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

About Code Examples

This datasheet contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes of EEPROM, 1K byte of SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, a 6-channel ADC (eight channels in TQFP and MLF packages) with 10-bit accuracy, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters. SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next Interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The Flash Program memory can be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash Section will continue to run while the Application Flash Section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega8 AVR is supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.



Pin Configurations

| PDIP | | 28 | PC5 (ADC5/SCL) (RXD) PD0 | 2 | 27 | PC4 (ADC4/SDA) (TXD) PD1 | 3 | 26 | PC3 (ADC3) (INT0) PD2 | 4 | 25 | PC2 (ADC2) (INT1) PD3 | 5 | 24 | PC1 (ADC1) (XCK/T0) PD4 | 6 | 23 | PC0 (ADC0) (XCK/T0) PD4 | 6 | 23 | PC0 (ADC0) (XCK/T0) PD6 | 8 | 21 | AREF (XTAL1/TOSC1) PB6 | 9 | 20 | AVCC (XTAL2/TOSC2) PB7 | 10 | 19 | PB5 (SCK) (T1) PD5 | 11 | 18 | PB4 (MISO) (AIN0) PD6 | 12 | 17 | PB3 (MOSI/OC2) (AIN1) PD7 | 13 | 16 | PB2 (SS/OC1B) (ICP1) PB0 | 14 | 15 | PB1 (OC1A)

TQFP Top View 32 | PD2 (INT0) 31 | PD1 (TXD) 30 | PD0 (RXD) 29 | PC6 (RESET) 28 | PC5 (ADC5/SCL) 27 | PC4 (ADC4/SDA) 26 | PC3 (ADC3) 25 | PC2 (ADC3) (INT1) PD3 F 24 PC1 (ADC1) 23 PC0 (ADC0) (XCK/T0) PD4 GND [22 ADC7 21 GND VCC [20 AREF 19 ADC6 18 AVCC GND 5 vcc d 6 (XTAL1/TOSC1) PB6 7 (XTAL2/TOSC2) PB7 PB5 (SCK) (T1) PDS [] 9 (AIN0) PD6 [] 10 (AIN1) PD7 [] 11 ((CP1) PB0 [] 12 (OC1A) PB1 [] 13 (SS/OC1B) PB2 [] 14 (MOS/OC2) PB3 [] 15 (MISO) PB4 [] 16 (MI

