# COMP3211 PROJECT

ANDREW WONG (z5206677) | GABRIEL TAY WEI CHERN (z5216632) | LINDSAY SMALL (z5232920) | MALAVIKA PASUPATI (z5209390) | QUYNH BOI PHAN (z5205690)




# 1. SCHEMATIC

ASIP DESIGN



# **BLOCK DIAGRAM**



# I/O REGISTERS

#### Input

- External Key [7:0]
- Processor Data [31:0]
- Network Data [39:0]
- Processor Parity Bit


#### Output

- Tag || Data [39:0]
- Data [31:0]

#### Flags

- ASIP Ready
- Network Ready
- Load Key (Loadext Request)
- Send Request
- Receive Request
- Error
- Net Data Present
- Proc Data Present

## **IF STAGE - OTHER COMPONENTS**



#### PC

Sends the address to read in the *instruction memory*.

#### MUX

Changes PC value based PC Control.


#### **PC Control**

Alters PC based on incoming requests and ready states of ASIP and network.

#### **Instruction Memory**

Memory of the instructions that needs to be executed.


# **IF STAGE - INPUTS AND BUFFER REGISTER**



#### **Buffer Register**

Store incoming data to account for jump delay.


# IF/ID PIPELINE INPUTS



#### IF/ID Pipeline Inputs

- External Key
- Parity Bit
- Processor and Network Data
- Instruction Memory

## **ID STAGE - COMPONENTS**



#### Control

Sends control signals to the ASIP.

#### RegFile


Reads the constant address *key\_addr* to output the key data. The same address is used when a new key data is given.

#### **Direction MUXes**

Selects data to use for the process

- When LOW: use processor data and parity
- When HIGH: use network data


# **ID/EX PIPELINE INPUTS**



#### **ID/EX Pipeline Inputs**

- Control Signals:
  - mem\_write
  - reg\_write
  - is\_net\_op
  - direction
- Data
- Tag + Parity bit
- External Key (From IF/ID)
- Secret Key

## **EX STAGE - COMPONENTS**



#### **Tag Generator**

Generate a tag from the key and data given.

#### **Parity**


Get the parity bit from the data.

This is then compared with the received parity bit from the processor to see if they are the same.

#### Comparator

Compares the tag generated by the tag generator to the tag given by the network.


# **EX/MEM PIPELINE INPUTS**



#### **EX/MEM Pipeline Inputs**

- Control Signals
  - mem\_write
  - reg\_write
  - is\_net\_op
  - direction
- Tag
- TagErr (Tag error)
- P\_err (Parity bit error)
- P (Parity bit)
- Data (From ID/EX)
- External Key (From ID/EX)

## **MEM STAGE - SIGNALS**



#### Direction

Indication of the data's direction.

- When LOW: Network → Processor System
- When HIGH: Processor System → Network


#### Error

The *error* signal is HIGH when the parity bits or the tags are not the same, indicating that there is a software error or an integrity attack.

#### is\_net\_op

The *is\_net\_op* signal is HIGH if the current operation is a send or receive operation.

## **MEM STAGE - COMPONENTS AND OUTPUTS**



#### **Data Memory**

Outputs data from *key\_addr*. Data from *key\_addr* can only be overwritten if *mem\_write* is HIGH.

#### TAG || DATA MUX

Allows data to be sent only if conditions are met by the AND operation (*is\_net\_op*, !direction, and !error)

# 2. ISA

Instructions and Signals



# **ARGUMENT FORMULATION**



## **INSTRUCTIONS**

**OP\_SEND** 

Send data and tag to network

OP\_RECEIVE

Receive data from network

OP\_LOADKEY

Load key from data memory to secret register.

Hardcoded to load from data #0

OP\_LOADEXT

Load key from external port into data memory

Hardcoded to store to data #0

# **OPERANDS**

OP\_SEND

Net Data

OP\_RECEIVE

Proc Data

OP\_LOADKEY


N/A

OP\_LOADEXT

EXTKEY

## **PC CONTROL**


- PC will jump to the instruction needed to be executed instead of using PC + 1
- PC Control determines which instruction to jump to:
  - Utilises request signals to determine jump location
  - ASIP needs to be ready before any jumps is made



# **CONTROL SIGNAL INPUTS**

# opcode (instruction [15:12])

Contains the command needed to be executed by the ASIP



## **CONTROL SIGNALS - OUTPUTS**

#### mem\_write

Overwrites the data of the original secret key used in the ASIP when HIGH.

# is\_net\_op

Indicates if the current operation is a network (send data/receive data) operation or not.

# reg\_write

Writes the data of the secret key onto the register of *key\_addr*.

# direction

Indication of the data's direction.

LOW: Network → Processor System

HIGH: Processor System → Network

# 3. HDL MODEL

Runthrough of the code



# 4. TESTBENCH

Testbenches created to ensure validity of components and hence system



#### **PARITY CHECKING**

Each bit of the input port is XOR'd together. The resulting bit is used as the parity bit.

e.g. 00001011 0 ^ 0 ^ 0 ^ 0 ^ 1 ^ 0 ^ 1 ^ 1 = 1, so the parity bit is 1

e.g. 10100101 1 ^ 0 ^ 1 ^ 0 ^ 0 ^ 1 ^ 0 ^ 1 = 0, so the parity bit is 0



#### **BLOCK FLIP - CASES TESTED**

## No bits flipped (0000)

- D should remain the same throughout

#### All bits flipped (1111)

- All bits of D should be flipped throughout

Flipping parts of D (0001, 0011, 0111, 1111, 0101, 1010)

- Only sections of D should be flipped e.g. in 0101 case, D[23:16] and D[7:0] should be flipped whereas D[31:34] and D[15:8] remains the same.

																100000000000000000000000000000000000000
Value	0.000 ns	50.000 ns	100.000 ns	150.000 ns	200.000 ns	250.000 ns	300.000 ns	350.000 ns	400.000 ns	450.000 ns	500.000 ns	550.000 ns	600.000 ns	650.000 ns	700.000 ns	750.000
00000000	00000000		11111111		10101010		01010101		11110000		00001111		00000000		11111111	
0			<u> </u>			7		1		9	4	g .			i i	
00000000	00000000	11111111		00000000	10101010	0101	0101	10101010	11110000	00001111		11110000	00000000	11111111		000
		*											**	*		
00000000	00000000	111.	11111	00000000	10101010 01010		0101	10101010 11110		00001111		11110000	00000000 1111		1111	000
1																
0	0000000	0000000	0000000 000000000 111	0000000 1111111111	0000000 00000000 11111111	0000000 11111111 00000000 10101010	0000000 11111111 10101010 0101	0000000 00000000 11111111 10101010 0101010	0000000 00000000 11111111 10101010 01010101 10101010	0000000 00000000 11111111 10101010 01010101 11110000	0000000 00000000 11111111 10101010 01010101 11110000 0000	0000000 00000000 11111111 10101010 01010101 11110000 0000 00000000	0000000 00000000 11111111 10101010 01010101 11110000 00001111 11110000 00001111 11110000 00001111 11110000	0000000 00000000 11111111 10101010 0101011 11110000 00001111 11110000 000000	0000000 00000000 11111111 10101010 01010101 11110000 00001111 11110000 000000	0000000

#### **ROTATE LEFT SHIFT - CASES TESTED**

#### No shift (000 000 000 000)


- D should remain the same throughout Rotate shift left by 1 (001 001 001 001)
  - All bits of D should be shifted to the left by 1.

Rotate shift left by 4 (100 100 100 100)

 All bits of D should be shifted to the left by 4.

Rotate shift left by 7 (111 111 111)

- All bits of D should be shifted to the left by 7.



## **TAG GENERATION**

Test different data inputs without bit flip and rotation:

- \_\_\_ All 0's
- O's in D[31:34] and
   D[15:8], 1's in D[23:16]
   and D[7:0]


Test different bit flip combinations without rotation:


 Cases are similar as before Test different rotate left shift combinations without bit flip:

- Cases are similar as before




# ASIP Integration Test - Sending, Secret, Parity Soft Error






# ASIP Integration Test - Receiving tampered data (tag mismatch)



# ASIP Integration Test - Basic Simulated Network (Send / Receive)



Receives data


# 5. PERFORMANCE

Performance of the system




## **PERFORMANCE**

# Latency



# Component Count

CLK



# 6. IMPROVEMENTS

Improvements to be made with our current system



#### **IMPROVEMENTS**

**PROBLEM:** The chip of the processor system must be changed if the tag formula changes.

- Break structure down to more basic reusable instructions for a more flexible design.
- Only firmware would be changed if the tag generation algorithm were to change.

**PROBLEM:** User is assumed to load the key before doing any other commands

- Improve the PC control system and instruction memory - on system starts up, an *init* command will initialise the data required before the user can use the system.

# 7. REFLECTIONS

Reflecting on the process of building the ASIP



#### Reflections

- Task delegation and overall collaboration
  - Delegate task evenly so the ASIP could be consistently worked on and improved.
  - Design several ASIP structures, discussed and compared. This can be a collaborative effort but implementation is difficult to distribute.
- Communication
  - Difficulties communicating online.
  - Many had commitments outside the project.
  - More frequent meetings to address each other's queries.
- Was confused with parts, needed clarification from the tutor.
  - Took away time to work on project.

# THANKS!

ANY QUESTIONS?

