COMP3211/COMP9211 Week 9-2 1

MORE HARDWARE DESIGNS ON PARALLEL PROCESSING

Lecturer: Hui Annie Guo

h.guo@unsw.edu.au

K17-501F

COMP3211/COMP9211 Week 9-2 **2**

Lecture overview

- Topics
 - Deep pipeline
 - VLIW architecture
 - Superscalar architecture


- Suggested reading
 - H&P Chapter 4.10. 4.11

Improving performance

- Performance can be improved by exploiting parallelism at different design levels
- Data level parallelism
 - Widening the basic word length of the machine
 - 8 bit \rightarrow 16 bit \rightarrow 32 bit \rightarrow 64 bit \rightarrow ...
 - Vector execution
 - Single instruction on multiple data
- Instruction level parallelism
 - Thread level
 - System level

Deep pipeline

 The depth of the pipeline is often increased to achieve higher clock frequencies.



Deep pipeline (cont.)

- Limitations
 - Stage delay cannot be arbitrarily reduced
 - CPI may increase due to
 - pipeline flush penalty

stage register delay? memory hierarchy stalls

CPU with parallel processing structure

 Multiple execution components that can perform simultaneously.




 The operation issue block is responsible for supplying instructions to each execution component.

CPU with parallel processing structure (cont.)

- The issue block can have different types of implementations
 - Software VLIW architecture
 - Hardware superscalar architecture

Example-VLIW

$$\sum_{i=1}^{n} (a_i x^i + b_i)$$



1st loop iteration:

Challenges in multiple issue machines

- More instructions executing in parallel
 - May create more data hazards
 - Forwarding in the pipelined datapath becomes hard
 - Identifying parallel instructions is not easy
- More aggressive scheduling required


Example

- Convert the following sequence of instructions into parallel processing
 - Data dependency should be maintained



Example (cont.)

 After register renaming, a single sequence of instructions can be transformed into two parallel sequences. Instructions from different sequences can be executed in parallel.



Dynamic scheduling

- During execution, the hardware issue component in the processor schedules instructions to different parallel execution units
- · Basic idea:
 - Tracking instruction dependencies to allow instruction execution as soon as the operands are available
 - Renaming registers to avoid WAR and WAW hazards

Three steps in dynamic scheduling

- Issue
- Execute
- Write result

Issue


- Get next instruction from instruction queue
- Issue the instruction and related available operands from the register file to a matching reservation station entry if it is available; otherwise stall the instruction
 - in order issue

Execute


- Execute ready instructions in the reservation stations
- Monitor the common data bus (CDB) for the operands of not-ready instructions
- If no ready instruction for an execution unit, the execution unit is idle


Write result

- Results from execution units are sent through CDB (common data bus) to destinations
 - Reservation station
 - Memory load buffers
 - Register file
- The write operations to the destination should be controlled to avoid hazards




Common data bus (CDB)







From instruction unit **Dynamic Scheduling** FP registers **Example** Instruction Queue Issue Operand **Address Unit** buses Store buffers Operand Load buffers buses 3 2 2 Reservation Data stations Address **Memory Unit** FP adder **FP Multiplier**

Common data bus (CDB)







Structure of reservation station

- A reservation station holds information for an issued instruction
 - Each entry in the reservation table contains a number of fields for an instruction to be executed
 - Busy: the availability of the entry
 - Op: the type of operation to be performed
 - Vj and Vk: to hold real operand values
 - Qj and Qk: to hold the location of the instruction generating the required operand
 - A: address for memory access
 - Each entry has an index to identify an instruction issued.

index	busy	Ор	Vj	Vk	Qj	Qk	Α

Example: 34+?

1000 yes add 34 null null 0011 null

State table for register file

Each register in the register file has a state:

	Register Status												
Field	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F31
Qi													

Example

```
        Register Status


        Field
        F0
        F1
        F2
        F3
        F4
        F5
        F6
        F7
        F8
        F9
        F10
        F11
        F31

        Qi
        add1
        load2
```

Dynamic scheduling example

- Given the superscalar datapath shown in the next slide, show how the station tables are updated for the following code sequence after the first load has completed and its result has just been saved, namely
 - Complete the reservation stations and the register state table for the issues of rest instructions

```
L.D F6, 34(R2)
L.D F2, 45(R3)
MUL.D F0, F2, F4
SUB.D F8, F2, F6
DIV.D F10, F0, F6
ADD.D F6, F8, F2
```



Common data bus (CDB)

					Statu	IS						
Inst	tructio	n	issu	e e	xecu	te v	write-	resu	lt			
L.D	F6, 3	4(R2)	>	<	X			X				
L.D	F2, 4	5(R3)	>	<	X							
MUL.D	F0, F	2, F4		X								
SUB.D	F8, F	2, F6		X								
DIV.D	F10,	F0, F6		X								
ADD.D	F6, F	8, F2		X								
					Res	serva	tion s	statio	ons			
Name Load1	Busy no	y Op		Vj	VI	k	Qj	j	Qk	X	Α	
Load2	yes	Lo	ad							4	45+R3	
Add1 Add2 Add3	yes yes	SL AD			F	6	Lo: Ad	ad2 d1	Loa	ad2		
Mult1	yes	MU	JL		F	4	Lo	ad2				
Mult2	yes	DI	V		F	6	Mι	ılt1				
					Reg	giste	r Stat	us				
Field	F0	F1 F	2 F3	F4	F5	F6	F7	F8	F9	F10	F11	F31
Qi	Mult1	Lo	ad2			Add2	2	Add [*]	1	Mult	2	

						Statu	JS						
Inst	ructio	on	Ī	ssue	е	xecu	te v	write-	resu	lt			
L.D	F6,	34(R	(2)	X		X			Х				
L.D	F2,	45(R	(3)	X		X			X				
MUL.D	F0,	F2, F	- 4	X									
SUB.D	F8,	F2, F	- 6	X									
DIV.D	F10	, F0,	F6	X									
ADD.D	F6,	F8, F	- 2	X									
						Res	serva	tion	statio	ons			
Name Load1	Bus no	Sy	Op	\	/j	V	k	Q	j	QI	(Α	
Load2	yes		Load	k								45+R3	
Add1 Add2 Add3	yes yes		SUB			F	6	Loa Add		Loa	d2		
Mult1	yes		MUL	-		F	4	Loa	d2				
Mult2	yes		DIV			F	- 6	Mul	t1				
						Re	giste	r Stat	us				
Field	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	. F31
Qi	Mult1		Load	12			Add2	2	Add	1	Mult	2	

				Status				_
Instruction		iss	sue	execute	write-result	t		
L.D	F6, 34(F	R2)	Χ	X	X			
L.D	F2, 45(F	R3)	X	X	X		In order issue, out	
MUL.D	F0, F2,	F4	X	X			of order execution	ļ
SUB.D	F8, F2,	F6	X	X	X			_
DIV.D	F10, F0	, F 6	X					
ADD.D	F6, F8,	F2	X	X				
				Reser	vation statio	ns		
Name Load1	Busy no	Op	Vj	Vk	Qj	Qk	A	
Load2	no	Load					45+R3	
Add1	no	SUB		F6	Load2			
Add2	yes	ADD				Load2		
Add3								
Mult1	yes	MUL		F4	(Load2)			
Mult2	yes	DIV		F6	Mult1			
				Regis	ter Status			
Field	F0 F1	F2	F3 F4	F5 F6	F7 F8	F9 F	10 F11 F31	
Qi	Mult1	Load2		Ad	d2 Add1) N	lult2	

What will happen for the following code?

		Status	
Instruction	issue	execute	write-result
L.D F6, 34(R2)	X	X	X
L.D F2, 45(R3)	X	X	
L.D F0, 20(R1)	X	X	
BEQ F0, F2, D1	X		
SUB.D F8, F4, F6	X	X	X
DIV.D F10, F0, F6	X		
ADD.D F6, F8, F2	X		
•••			
D1:	X		


Dynamic execution with speculation

Four steps

- Issue
- Execute
- Write result
- Commit

Key idea

- To allow instructions to execute out of order
- But force them to commit in correct execution order
- Prevent any irrevocable actions



Reorder Buffer (ROB)

- Reorder Buffer contains four fields
 - Instruction type
 - Branch (has no destination result)
 - Store (with memory address)
 - ALU Op
 - Destination
 - Register (for load and ALU operations)
 - Value
 - Ready status
 - The instruction has completed execution and the value is ready
- Demonstration of the commit operation is given in the next slides

