Architetture dei Sistemi di Elaborazione O2GOLOV Delivery date: **16th November 2023**


Laboratory 4

Expected delivery of **lab_4.zip** must include:

- each configuration of the custom architecture (riscv_o3_custom.py) that you modify.
- This document with all the field compiled and in PDF form.

Introduction and Background

Simulating an Out-of-Order (OoO) CPU (O3CPU)



In this laboratory, you will be able to configure an OoO CPU by using a script called riscv_o3_custom.py. In a few words, the script configures an <u>Out-of-Order (O3) processor</u> based on the *DerivO3CPU*, a superscalar processor with a reduced number of features.

Pipeline

The processor pipeline stages can be summarized as:

- **Fetch stage:** instructions are fetched from the instruction cache. The fetchWidth parameter sets the number of fetched instructions. This stage does branch prediction and branch target prediction.
- **Decode stage:** This stage decodes instructions and handles the execution of unconditional branches. The decodeWidth parameter sets the maximum number of instructions processed per clock cycle.
- Rename stage: As suggested by the name, registers are renamed, and the instruction is pushed to the IEW (Issue/Execute/Write Back) stage. It checks that the *Instruction Queue* (IQ)/*Load and Store Queue* (LSQ) can hold the new instruction. The maximum number of instructions processed per clock cycle is set by the renameWidth parameter.




Figure 1: Understanding configurable OoO CPU parameters.

- **Dispatch stage**: instructions whose renamed operands are available are dispatched to functional units (**FU**). For loads and stores, they are dispatched to the Load/Store Queue (**LSQ**). The maximum number of instructions processed per clock cycle is set by the dispatchWidth parameter.
- **Issue stage**: The simulated processor has a single instruction queue from which all instructions are issued. Ordinarily, <u>instructions are taken in-order from this queue</u>. An instruction is issued if it does not have any dependency.
- **Execute stage:** the functional unit (**FU**) processes their instruction. Each functional unit can be configured with a different latency. Conditional branch <u>mispredictions are identified here</u>. The maximum number of instructions processed per clock cycle depends on the different functional units configured and their latencies.
- Writeback stage: it sends the result of the instruction to the reorder buffer (ROB). The maximum number of instructions processed per clock cycle is set by the wbWidth parameter.
- Commit stage: it processes the reorder buffer, freeing up reorder buffer entries. The maximum number of instructions processed per clock cycle is set by the committee parameter. Commit is done in order.

In the event of a **branch misprediction**, trap, or other speculative execution event, "squashing" can occur at all stages of this pipeline. When a pending instruction is squashed, it is removed from the instruction queues, reorder buffers, requests to the instruction cache, etc.




Figure 2: Example of a branch **misprediction** (transparent rows)

Pipeline Resources

Additionally, it has the following structures:

- Branch predictor (BP)
 - Allows for selection between several branch predictors, including a local predictor, a
 global predictor, and a tournament predictor. Also has a branch target buffer (BTB)
 and a return address stack (RAS).
- Reorder buffer (ROB)
 - Holds instructions that have reached the back end. Handles squashing instructions and keep instructions in program order.
- Instruction queue (IQ)
 - Handles dependencies between instructions and scheduling ready instructions. Uses the **memory dependence predictor** to tell when memory operations are ready.
- Load-store queue (LSQ)
 - O Holds loads and stores that have reached the back end. It hooks up to the d-cache and initiates accesses to the memory system once memory operations have been issued and executed. Also handles forwarding from stores to loads, replaying memory operations if the memory system is blocked, and detecting memory ordering violations.
- Functional units (FU)
 - o Provides timing for instruction execution. Used to determine the latency of an instruction executing, as well as what instructions can issue each cycle.
 - **Floating point units, floating point registers,** and respective instructions are supported.

										_
560: s561 (t0: r160): 0x00010106: fmv_w_x fa5, zero	F	Dc	Rn	1	Is	1	2	3	Cm	1
561: s562 (t0: r161): 0x0001010a: c_addi16sp sp, -64	F	Dc	Rn	1	Is	Cm	1	2	3	4
562: s563 (t0: r162): 0x0001010c: c_fsdsp fs0, 8(sp)	F	1	Dc	Rn	1	Is	Mc	1	2	3
563: s564 (t0: r163): 0x0001010e: c_fsdsp fs1, 0(sp)	F	1	Dc	Rn	1	2	3	Is	Mc	1

Figure 3: Pipeline example of FP instructions and FP registers

Laboratory: hands-on

All the needed resources are at a GitHub repository:

https://github.com/cad-polito-it/ase_riscv_gem5_sim

To create your simulation environment:

For HTTPS clone:

~/my gem5Dir\$ git clone https://github.com/cad-polito-it/ase riscv gem5 sim.git

For SSH:

~/my gem5Dir\$ git clone git@github.com:cad-polito-it/ase riscv gem5 sim.git

The environment is configured to be executed on the LABINF MACHINES.

Follow the HOWTO instructions available on the GitHub Repository for simulating a program.

Exercise 1:

Simulate the benchmark $my_c_benchmark$ (main.c) by using the gem5 simulator to obtain the trace.out file. Then, you can visualize the pipeline (i.e., load the trace.out file on Konata).

Based on the CPU architecture described in $riscv_o3_custom.py$, visualize the Konata's pipeline to find out the conditions:

- 1. Out-of-order execution (issue), in-order commit (commit)
- 2. Two commits in the same clock cycle
- 3. Flush of the pipeline.

For every condition, fill the following tables.

Condition	Out-of-order execution, in-order commit																		
Screenshot																		1	
from Konata		F	1	2	3	4	5	6	7	Dc	Rn	1	Is	Cm	1	Mc	1		
		F	1	2	3	4	5	6	7	Dc	Rn	1	Ds	1	2	Is	Cm	1	
		F 1 2 3 4 5 6 Dc Rn 1 Is Cm 1 2 3																	
				F	1	2	3	4	5	6	Dc	Rn	1	2	3	4	Is	Cm	1
Explain the	Even though the instructions can be executed in a different order to maximize																		
reason behind	pe	performance, the CPU commits the results of these instructions in the original,																	
the condition	sequential order of the program. This happens in order to ensure consistency																		
	with the program's logical flow and, in case of exceptions or interrupts during																		
	ex	execution, committing results in order simplifies error handling.																	
Briefly explain	Out-of-Order (OoO) execution allows the processor to identify and execute																		
the advantages	independent instructions simultaneously, maximizing the utilization of the																		
of the OoO		functional units. This results in better performance by reducing the idle time of																	
execution in a																			
CPU	Moreover, it enables the CPU to rearrange the order of instructions on-the-fly,																		
		mitigating stalls caused by dependencies or resource conflicts. This leads to																	
		_	•	_				•	-	l fast									
												Г							

Condition	Two	Two or more commits in the same clock cycle														
Screenshot	Е	F 1 Dc Rn 1 Ds 1 2 3 4 5 Is Cm 1 2														
from Konata	F	1	DC	Rn	1	2	3	4	5	6	7	Is	Cm	1	2	
			DC	KII			<u>ა</u>	4	5	O	1	15	CIII	\ <u> </u>		
Explain the	Whei	1 Seve	ral i	nstrii	ction	s are	exec	nited	Out	of or	der a	nd th	eir d	enen	denc	ies are
reason behind														-		
the condition		esolved simultaneously, their results might be ready for commit at the same ime. If these instructions are independent of each other and their execution														
	comp							-								
Briefly explain		Completed instructions wait in the Reorder Buffer (ROB) until they are ready														
the Commit		to be committed. The Commit stage validates these instructions to ensure they														
functioning	were				•					-						1
		After successfully committing an instruction, the corresponding entry in the														
		ROB can be freed. This action makes space in the ROB for new instructions to be tracked as they progress through the pipeline.														
Condition		Flush of the pipeline														
Screenshot	Tust	101 11.	ւշ թդ	CIIII												
from Konata	F	Dc	Rn	1	Is	Cm	1	2	3	4	МС	1				
	F	DC	Rn	1	Ds	1	2	3	4	5	Is	Cm	1]		
	F	1	DC	Rn	1	Ds	1	2	3	4	5	Is	Cm	1	2	
	F	1	DC	Rn	1	2	3	4	5	6	7	Is	Cm	1	2	
			F	DC	Rn	1	2	3	4	5	6	Ds	Is	Cm	1	2
			F	DC	Rn					5	6		8	9	Is	
			F		2	3		5	6		8	9	10	Dc	Rn	
			F		2	3		5	6		8	9	10	Dc	Rn	
Explain the	When	n the	proc	cesso	r en	coun	ters	a co	nditi	onal	brar	nch,	it m	ight	predi	ict the
reason behind								•						_		ipeline
the condition																sed on
	the ir	corre	ct pr	edict	ion.	This	ensu	res th	e pro	ocess	or re	sume	es exe	ecuti	on fro	om the
	corre	-					orror	. 0001	ıra dı	ırina	tho	NY OOL	ition	ofor	ingti	ruction
					_					_						ictions
				•			-					-				ns that
																ssor to
	hand									•	•			•		

Exercise 2:

Given your benchmark (main.c in $my_c_benchmark$), optimize the CPU architecture (i.e., modify the $riscv_o3_custom.py$ file) and write down the improvements in terms of CPI and speedup.

o To optimize the CPU architecture, open the configuration file of the CPU (i.e., the riscv_o3_custom.py), and tune specific hardware-related parameters.

You have to change specific values in **one or more** stages of the pipeline:

- o # FETCH STAGE
 - Tune parameters such as the fetchWidht, fetchBuffersize and so on, and see the effects on your system.
- o # DECODE STAGE
- # RENAME STAGE
 - Try changing some values, <u>but don't touch the "Phys" ones.</u>
- # DISPATCH/ISSUE STAGE
- # EXECUTE STAGE
 - Here you can optimize the Functional units of your CPU like the INT ALU, the FP ALU, the FP Multiplier/Divider and so on.
 - Tune the number of units (count) that you have in the system, as well as their latency (opLat) to see how this affects the execution of your program.
- o You can create a different branch predictor. They are defined in create predictor.py)
- O You can also try to change the parameters of the L1 Cache. Look for the "class L1Cache" in the riscv_o3_custom.py file. The L1 cache, also referred to as the primary cache, is the smallest and fastest level of memory. It is located directly on the processor, and it is used to store frequently accessed data by the CPU. In this way, the CPU saves time with respect to the normal access to the main memory.

<u>HINT:</u> To implement the best hardware optimization, and understand how to change the parameters, the best option consists in analysing the *stats.txt* file (in ase_riscv_gem5_sim/results/my_c_benchmark).

Find information regarding the workload profiling. In other words, look for lines such as "system.cpu.commitStatsO.committedInstType::IntAlu", and the following ones to understand which kind of instructions are executed the most. In this way, you can target a specific functional unit and modify its specifications.

Fill the following Tables with the CPI that you obtain with the old and the new architectures. Compute also the equivalent speedup that you obtain.

HINT: You can get the CPI and other useful information from the stats.txt file.

Parameters	Configuration	Configuration 2	Configuration 4	Configuration 5
	1			
First changed	the_cpu.fetchWi	the_cpu.fetchWid	the_cpu.fetchWidt	the_cpu.issueWid
paramenter	dth = 2	th = 4	h = 4	th = 12
Second changed	the_cpu.dispatc	the_cpu.decodeW	the_cpu.decodeW	the_cpu.numIQEn
paramenter	hWidth =2	idth = 4	idth = 4	tries = 12
Third changed		the_cpu.numIQEn	the_cpu.numIQEn	the_cpu.commit
paramenter		tries = 12	tries = 12	Width $= 12$
Fourth changed			the_cpu.renameW	the_cpu.wbWidth
paramenter			idth = 12	= 12

Original CPI (no hardware optimization): 2.083105 CPI

	Configuration 1	Configuration 2	Configuration 4	Configuration 5
CPI	2.081982	1.010357	1.068256	0.998003

	Speedup (wrt Original CPI)	1,000539	2,061751	1,950005	2,087273
--	-------------------------------	----------	----------	----------	----------

Which is the best optimization in terms of CPI and speedup, why?

Your answer:

The best optimization in terms of CPI and speedup is the configuration number 5. In particular, by analyzing the *stats.txt* file, I have noticed that lots of cycles were being used for arithmetic integer operations and memory phase.

I tried to increase the number of arithmetic functional units and also the amount of L1 cache available, however this tuning didn't change the CPI.

Parameters explanation:

- 1. **cpu.issueWidth:** represents the number of instructions that the CPU can issue or dispatch simultaneously to the execution units in a single clock cycle. A higher issue width allows for more instructions to be fetched and executed concurrently, potentially increasing the CPU's performance by improving instruction-level parallelism.
- 2. **cpu.numIQEntries**: it refers to the number of entries in the Instruction Queue (IQ). The IQ holds instructions that have been fetched and are waiting for their operands or are awaiting execution. A larger IQ capacity can enable the CPU to handle more out-of-order execution and better manage instruction dependencies, reducing stalls and improving overall performance.
- 3. **cpu.commitWidth**: This parameter denotes the number of instructions that can be committed or finalized in the CPU in a single clock cycle. Committing instructions involves updating the architectural state of the CPU with the results of executed instructions. A higher commit width allows for more completed instructions to be integrated into the CPU's architectural state concurrently, potentially improving throughput.
- 4. **cpu.wbWidth**: The Write-Back Width specifies the number of instructions whose results can be written back to the register file or memory in a single clock cycle. It represents the capacity of the write-back stage of the CPU. A larger wbWidth can enhance the efficiency of the write-back phase by allowing more instructions' results to be updated in the CPU's architectural state simultaneously, potentially improving overall performance.