

12. Detectar el ingreso de la pelota en la totalidad del área del aro. Para ello se utiliza 1 sensor IR en cada aro que envían una señal para incrementar el contador al ser bloqueados.




Figura 1: Sensores (En la imagen se ilustra la versión a tamaño real. En nuestra versión a escala un único sensor es suficiente).

3 Diagrama en bloques (hardware)

Se presenta a continuación un diagrama de bloques del conjunto de periféricos y el microcontrolador. Se especifican los puertos utilizados en "Circuito Esquemático".




Figura 2: Diagrama en bloques del hardware.

4 Diagrama de flujo (firmware)

El programa que controla el sistema consiste principalmente en una rutina que cuenta el tiempo transcurrido mediante la utilización del timer dedicado del microcontrolador y actualiza los displays en orden regresivo en cada incremento de tiempo. Al interrumpirse el haz de alguno de los sensores, se genera una interrupción que incrementa los puntos y guarda en una tabla en la memoria RAM el puntaje y el instante de anotación. Al llegar el contador a cero, se inicia la subrutina de transmisión por puerto serie y se cargan los puntos en la computadora.




Figura 3: Diagrama de flujo.

5 Circuito Esquemático




Figura 4: Esquemático.

6 Listado de componentes y costos

Se presenta a continuación una tabla con los costos de los componentes.

Componente	Cantidad	Precio (c/u) [\\$]
LEDs	1	100
Buzzer	1	10
FT232RL	1	80
Atmega 328p	1	75
Madera y Aros	1	300
Programador ISP	1	125
Sensor IR con comparador	2	50
Displays con cuatro 7 segmentos c/u	3	100
TOTAL	-	1090

7 Resultados

Se comentan a continuación una serie de aspectos a destacar.

Implementación de Displays

La solución para controlar 12 displays 7 segmentos, es decir, unos **120 segmentos** (contando puntos DP), consistió en la utilización de integrados TM1637. Los mismos cuentan con una interfaz *two wire* que permiten ser implementados como un dispositivo serie. Sin embargo, no se atienen a los protocolos *I²C* ni *UART* y no permiten recibir un byte para selección de esclavo. Esto imposibilita la utilización de múltiples displays en el puerto serie dedicado del microcontrolador. Para solventar este problema, se programó una rutina que genera una señal de clock en un pin y transmite datos por otro utilizando una técnica apodada *Bit Banging*. Consecuentemente, se utilizaron 2 pines por display, llevando a un total de 6 pines para controlarlos todos. La hoja de datos del TM1637 especifica un modo de operación con direccionamiento fijo en el cual se envía un comando inicial para especificar dicho modo de operación, seguidamente se envía un segundo comando para especificar la dirección del display a escribir, luego se envía el byte dato y dicho proceso se reitera hasta escribir todos los displays. También puede enviarse un comando para ajustar el brillo. Para el envío de datos, deben enviarse señales de start (CLK en 1, flanco descendente de DIO), señales de stop (CLK en 1, flanco ascendente de DIO), señal de ACK y la transmisión de datos se realiza con el CLK en 0. Utilizando un delay de unos 50 μ s para asegurar la correcta transición entre estados, se puede emular un puerto serie mediante *Bit Banging*.

Sensores IR

Para la implementación de los sensores, se optó por utilizar un integrado LM393 consistente en 2 comparadores de tensión y regulable a través de un preset. La regulación mediante el preset resulta importante dado que los sensores IR son sensibles a la iluminación ambiental. Su desempeño difiere en ambientes oscuros e iluminados. Este tipo de sensores genera un rebote al ser interrumpidos por lo cual es necesario implementar un algoritmo que evite detecciones erróneas.

Interfaz serie-USB

Para la conexión con la computadora, teniendo en cuenta que en las computadoras actuales predominan los puertos USB, se optó por utilizar un chip FT232RL de FTDI el cual genera una interfaz entre puerto serie (RX TX) y USB (D+ D- GND VCC). Dado que la complejidad de diseñar una interfaz del estilo excede la complejidad esperada del proyecto, esta resulta ser la opción más viable.

Timer

Para generar el tiempo de partido se eligió una base de 500ms que se implementó con el *timer1*, el cuál corresponde a registros de 16 bits. Además se utilizó un *prescaler* de 8, TCNT de 10000 y se configuró en modo normal. En la figura 5 se muestra el registro TCCR1B con la configuración adecuada para la obtención del tiempo deseado.

F0C0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	TCCR1B
0	0	0	0	0	0	1	0	

Modo normal
 Prescaler
 Comparaciones
 Modo de operacion de la salida de comparacion

Figura 5: Registro para la configuración del *timer*

8 Conclusiones

En el presente proyecto se desarrolló la implementación de un monitor de puntaje con sensor infrarrojo. Se cumplió el objetivo de implementarlo con una alimentación de bajo consumo. Específicamente, es posible alimentarlo con un puerto USB, cuya alimentación máxima es de 500 mA y un consumo por parte de los displays de unos 40 mA cada uno (los cuales no son alimentados por los puertos) por lo cual no requieren alimentación externa lo cual resulta realmente conveniente. Las principales complicaciones resultaron ser la programación del sistema que aplica *Bit Banging*, la correcta transmisión de los datos en RAM a la computadora a través del puerto serie y el desarrollo de un algoritmo que traduzca el tiempo transcurrido en el timer a bytes de 7 segmentos.

Por otra parte se debe destacar la versatilidad del sistema desarrollado, ya que puede ser utilizado en cualquier otra aplicación que requiera un monitoreo de interrupciones, conteo y almacenamiento de datos para un análisis estadístico posterior.

9 Apéndice: Código




Figura 6: Estructura funcional.

En la figura 6 se muestra la estructura funcional del programa y luego la implementación.

config.inc

```

1 .INCLUDE "M328PDEF.INC"
2
3 .DEF BIPS_RESTANTES = r16      ;local
4 .DEF CONTADOR1 = r18           ;local
5 .DEF CONTADOR2 = r19           ;local
6 .DEF VISITANTE = r28          ;GLOBAL!! ;OJO: es el puntero Y,
7 ;usar el puntero X para tabla RAM
8 .DEF LOCAL = r29              ;GLOBAL!! ;OJO: es el puntero Z,
9 ;usar el puntero X para tabla RAM
10 .DEF CANT_MINUTOS = r13       ;GLOBAL!!
11 .DEF SEGS_TRANSCURRIDOS = r0  ;GLOBAL!!
12 .DEF MINS_TRANSCURRIDOS = r1  ;GLOBAL!!
13
14 .EQU NRO_BIPS = 1
15 .EQU CANT_SEGUNDOS = 60
16
17 ;-----vector interrupciones
18 .ORG 0
  
```

```

19 JMP CONFIG
20
21 .ORG 0x02
22 JMP IR_DISPARADO_ISR
23
24 .ORG 0x04
25 JMP IR_DISPARADO_ISR_V
26 ; -----
27
28 .ORG 0x0100
29
30 CONFIG: ;config stack
31     LDI r16, LOW(RAMEND)           ; inicializa el SP
32     OUT SPL, r16
33     LDI r16, HIGH(RAMEND)
34     OUT SPH, r16
35
36 ldi XL, 0x00                     ; inicializacion del puntero X al
37 ldi XH, 0x03                     ; primer elemento de la tabla
38 CLI                            ; interrupciones desabilitadas
39
40 ;config INT0 e INT1
41 LDI r20, 0b00000011
42 OUT EIMSK, r20                  ; habilita interrupcion de hardware
43                                     ; externo 0, descendente por def
44 LDI r20, 0b00001111 ;(1<<ISC00)|||(1<<ISC01)
45 STS EICRA, r20                 ; IR por flanco ascendente
46
47 ;config puertos
48 SBI DDRC,1                      ; buzzer
49 SBI DDRC,2                      ; tira led 1
50 SBI DDRC,3                      ; tira led 2
51 CBI DDRD,2                      ; sensor local INT0
52 CBI DDRD,3                      ; sensor visitante INT1
53
54 ;Inicializo tantos y tiempo
55 CLR LOCAL
56 CLR VISITANTE
57 LDI R17, 60                     ; empieza en 60 para ser regresivo.
58 MOV R0, R17
59 CLR R1                          ; empieza en 0 para ser regresivo.
60 CLR CANT_MINUTOS               ; clr para standby
61 RCALL UPDATE_SCORE_LOCAL
62 RCALL UPDATE_SCORE_VISITANTE
63
64 clr r31                         ; tiempo transcurrido
65 clr r30                         ; ultimo instante de interrupcion
66
67 RJMP MAIN
  
```

main.asm

```

1 .INCLUDE "config.inc" ; micro, stack, puertos, defs, equs, etc
2 .INCLUDE "ISR_ir_disparado_l.asm"
3 .INCLUDE "ISR_ir_disparado_v.asm"
4 .INCLUDE "Funciones_UART.asm"
  
```

```

5 .INCLUDE "M328Pdef.inc"
6 .INCLUDE "set_segment.asm"
7 .INCLUDE "TIMER.asm"
8 .INCLUDE "start_segments.asm"
9
10 MAIN:
11     rcall START_SEGMENTS
12     rcall USART_config
13     rcall SELECCION_TIEMPO
14     SEI
15     rcall TIMER_CONTADOR
16     cli           ;se deshabilita la interrupcion
17     rcall USART_transmitir
18
19 REINICIAR_PARTIDO:
20     cli
21     lds r17, UCSROA      ;verifica si llego dato NUEVO
22     sbrs r17, RXCO
23     rjmp REINICIAR_PARTIDO
24
25     lds r16, UDRO          ;carga lo que recibio y
26                 ;esta en el buffer
27     ldi r18, 'r'
28     cp r18, r16
29     breq SI_REINICIAR      ;si llego 'r' incrementa visitante
30     rjmp REINICIAR_PARTIDO
31
32 SI_REINICIAR:
33     jmp CONFIG

```

ISR_ir_disparado_l.asm

```

1 .INCLUDE "blink_n_buzz.asm"
2 .INCLUDE "update_score_LOCAL.asm"
3 .INCLUDE "update_score_VISITANTE.asm"
4 .INCLUDE "guardar_ram_v2.asm"
5
6 IR_DISPARADO_ISR:
7     push r16
8     IN r16, SREG           ;se guarda el SREG
9     PUSH r16               ;pushea el valor de SREG
10    push r17
11
12    mov r17, r31            ;antirebote, ver r31 en TIMER_delay_1s
13    SUB r17, r30
14    cpi r17, 1              ;compara si pasaron 1 segundos
15    brlt FIN_ISR           ;si no pasaron 1 segundos no incrementa
16
17    RCALL BLINK_N_BUZZ
18    INC LOCAL              ;doble como en basket
19    INC LOCAL
20    RCALL UPDATE_SCORE_LOCAL ; updatea local
21    RCALL GUARDAR_EN_RAM
22
23    mov r30, r31            ;guarda ultimo instante de anotacion para
                           ;antirebote

```

```

24
25 FIN_ISR:
26     pop r17
27     POP r16
28     OUT SREG, r16
29     pop r16
30     RETI

```

ISR_ir_disparado_v.asm

```

1 .INCLUDE "blink_n_buzz_v.asm"
2
3 IR_DISPARADO_ISR_V:
4     push r16
5     IN r16, SREG           ;se guarda el SREG
6     PUSH r16               ;pushea el valor de SREG
7     push r18
8
9     mov r18, r31            ;antirebote, ver r31 en TIMER_delay_1s
10    SUB r18, r25
11    cpi r18, 1              ;compara si pasaron 1 segundos
12    brlt FIN_ISR_V         ;si no pasaron 1 segundos no incrementa
13
14    RCALL BLINK_N_BUZZ_V
15    INC VISITANTE
16    INC VISITANTE
17    RCALL UPDATE_SCORE_VISITANTE ; updatea visitante
18    RCALL GUARDAR_EN_RAM
19
20    mov r25, r31            ;guarda ultimo instante de anotacion para
                           ;antirebote
21
22 FIN_ISR_V:
23     pop r18
24     POP r16
25     OUT SREG, r16
26     pop r16
27     RETI

```

TIMER_delay_500ms.asm

```

1 DELAY_500ms:push R20
2             in R20, SREG           ;se guarda el SREG
3             push R20
4             ;se pushea el valor de SREG
5             ldi R20, high(10000)   ;se carga la parte alta y baja
6             sts TCNT1H, R20        ;de TCNT1, por ser de 16 bits
7             ldi R20, low(10000)
8             sts TCNT1L,R20
9             ldi R20, 0x00           ;no se usa, se carga con ceros
10            sts TCCR1A, R20
11            ldi R20, 0x2            ;preescalor de 8
12            sts TCCR1B, R20
13            sbi TIFR1, TOV1        ;se limpia el flag TV01 CON UN
                           ;1
14 ACA:           in R20, TIFR1
                           sbrs R20, TOV1           ;skip si TOV1 llega a overflow

```

```

15    rjmp ACA
16    sbi TIFR1, TOV1      ;(1<<TOV1)
17    ldi R20, 0x00          ;se limpia el flag de overflow
18    sts TCCR1B, R20       ;paro el timer
19    sts TCCR1A, R20
20
21
22    push r17
23    push r16
24    rcall USART_recibir   ;verifica si llego l o v
25    inc r31                ;para el rebote, ver ISR
26    pop r16
27    pop r17
28
29    pop R20
30    out SREG, R20
31    pop R20
32    ret

```

TIMER.asm

```

1 .include "TIMER_delay_1s.asm"
2
3 TIMER_CONTADOR: push R16
4     push R17
5     push R0
6     push R1
7     in R16, SREG
8     push R16
9
10    clr R0                 ;registro para segundos
11    clr R1                 ;registro para minutos
12    ldi R16, CANT_SEGUNDOS
13    mov R17, CANT_MINUTOS
14
15 INC_SEGUNDO: rcall DELAY_500ms
16             ;espera de 1s
17             rcall SET_SEGMENT
18             ;actualizo display
19             inc R0
20             ;se incrementa el contador
21             ;de segundos
22             cp R0, R16
23             ;compara, para ver si
24             ;llego a 60s
25             brne INC_SEGUNDO
26             ;si no son iguales, vuelve
27             rjmp INC_MINUTO
28             ;se llego al minuto
29
30
31             inc r17
32             ;incremento para trabajar
33             ;con tiempo regresivo
34             cp R17, R1
35             ;se compara con el
36             ;tiempo elegido
37             push r16
38             ;guarda el flag Z para

```

```

36    in r16, SREG           ;saltar en brne
37    push r16
38    dec r17
39    pop r16
40    out SREG, r16
41    pop r16
42
43    brne INC_SEGUNDO       ;vuelve a incrementar
44    inc R17
45    rcall SET_SEGMENT
46    dec r17
47
48    push r16               ;fin de tabla
49    ldi r16, 0x04
50    st X, R16
51    pop r16
52
53    pop R16
54    out SREG,r16
55    pop R1
56    pop R0
57    pop R17
58    pop R16
59    cli
60
61    ret

```

;termino el juego

blink_n_buzz.asm

```

1 .INCLUDE "delay_blink.asm"
2
3 ;los puertos ya fueron configurados en "config.inc"
4
5 BLINK_N_BUZZ:
6     PUSH R16
7     IN R16, SREG
8     PUSH R16
9
10    LDI R16, NRO_BIPS
11
12 KEEP_BLINKING:
13     SBI PORTC,2
14             ;se setea el pin2 del puerto C
15             ;(tiras de led)
16     CBI PORTC,3
17             ;se clearea el pin3 del puerto C
18             ;(tiras de led)
19     RCALL BUZZ
20             ;se activa el buzz (doble sonido)
21     RCALL DELAY
22             ;espera
23     CBI PORTC,2
24             ;apaga los leds
25     SBI PORTC,3
26             ;apaga los leds
27     RCALL BUZZ
28     RCALL DELAY
29     DEC BIPS_RESTANTES
30     BRNE KEEP_BLINKING
31     CBI PORTC,1      ;si termina de blinkear, los apaga.
32     CBI PORTC,2
33     CBI PORTC,3

```

```

28      POP R16
29      IN R16, SREG
30      POP R16
31      RET
32
33 BUZZ:
34     SBIS PORTC,1
35     RJMP BUZZ_GOES_ON
36     RJMP BUZZ_GOES_OFF
37
38 BUZZ_GOES_ON:
39     SBI PORTC,1
40     RET
41
42 BUZZ_GOES_OFF:
43     CBI PORTC,1
44     RET
45

```

blink_n_buzz_v.asm

```

1 .INCLUDE "delay_blink_v.asm"
2
3 ;los puertos ya fueron configurados en "config.inc"
4
5 BLINK_N_BUZZ_V:
6     PUSH R16
7     IN R16, SREG
8     PUSH R16
9
10    LDI R16, NRO_BIPS
11
12 KEEP_BLINKING_V:
13     SBI PORTC,2           ;se setea el pin2 del puerto C
14     ;(tiras de led)
15     CBI PORTC,3           ;se clearea el pin3 del puerto C
16     ;(tiras de led)
17     RCALL BUZZ_V          ;se activa el buzz (doble sonido)
18     ;espera
19     CBI PORTC,2           ;apaga los leds
20     SBI PORTC,3           ;apaga los leds
21     RCALL BUZZ_V
22     RCALL DELAY
23     DEC BIPS_RESTANTES
24     BRNE KEEP_BLINKING_V
25     CBI PORTC,1           ;si termina de blinkear, los apaga.
26     CBI PORTC,2
27     CBI PORTC,3
28
29     POP R16
30     IN R16, SREG
31     POP R16
32     RET
33
34 BUZZ_V:
35     SBIS PORTC,1

```

```

36     RJMP BUZZ_GOES_ON
37     RJMP BUZZ_GOES_OFF
38
39 BUZZ_GOES_ON_V:
40     SBI PORTC,1
41     RET
42
43 BUZZ_GOES_OFF_V:
44     CBI PORTC,1
45     RET

```

delay_blink.asm

```

1 DELAY:  push CONTADOR1
2     push CONTADOR2
3     push r16
4     in r16, SREG
5     push r16
6
7     ldi CONTADOR1, 130
8     ldi CONTADOR2, 222
9
10    LOOP1: dec CONTADOR2
11     brne LOOP1
12     dec CONTADOR1
13     brne LOOP1
14     nop
15
16     pop r16
17     out SREG, r16
18     pop r16
19     pop CONTADOR2
20     pop CONTADOR1
21     ret

```

delay_blink_v.asm

```

1 DELAY_V:  push CONTADOR1
2     push CONTADOR2
3     push r16
4     in r16, SREG
5     push r16
6
7     ldi CONTADOR1, 130
8     ldi CONTADOR2, 222
9
10    LOOP1_V: dec CONTADOR2
11     brne LOOP1_V
12     dec CONTADOR1
13     brne LOOP1_V
14     nop
15
16     pop r16
17     out SREG, r16
18     pop r16
19     pop CONTADOR2

```

```

20      pop CONTADOR1
21      ret

```

set_segment.asm

```

1 .INCLUDE "write_byte_TIMER.s"
2 .INCLUDE "digit_to_segment.asm"
3 .INCLUDE "SELECCION_DE_TIEMPO.asm"
4
5 SET_SEGMENT:          push r1
6             push r0
7             push r16
8             push r17
9             push r18
10            IN R18, SREG
11            push R18
12
13           ;Hago regresivo
14           ldi r16,CANT_SEGUNDOS
15           sub r16,r0
16
17           ;Paso digitos a segmentos
18           clr r17      ;primer digito segs
19           clr r18      ;segundo digito segs
20
21 DIVIDIR_DIGITOS_SEG: cpi r16,0
22             breq SEGS    ;si termino de convertir
23             ;se transmite al display
24             dec r16
25             inc r17      ;incremento 1 seg
26             ;(primer digito)
27             cpi r17,10    ;comparo si pasaron 10s
28             brne DIVIDIR_DIGITOS_SEG
29             inc r18      ;si pasaron 10s,
30             ;incremento 10s,
31             ;2do digito
32             clr r17      ;paso primer digito a 0
33             cpi r18,6      ;comparo si pasaron 60s
34             brne DIVIDIR_DIGITOS_SEG
35             clr r18      ;si llego a 60s
36             ;paso el 2do digito a 0
37             rjmp DIVIDIR_DIGITOS_SEG
38
39 SEGS:           mov r6, r17
40             mov r7, r18
41
42             clr r17      ;primer digito mins
43             clr r18      ;segundo digito mins
44
45             ;Hago regresivo
46             mov r16,CANT_MINUTOS ;desde donde empiezo
47             ;a contar
48             sub r16,r1      ;limite-transcurridos
49             clr r1          ;compara contra 0
50             cp r0,r1          ;si hay 00 segs -->
51             brne DIVIDIR_DIGITOS_MIN

```

```

51             inc r16          ;bajo en uno -->
52             ;los minutos
53
54 DIVIDIR_DIGITOS_MIN:   cpi r16,0
55             breq MINS      ;si termino de convertir,
56             ;se transmite al display
57             dec r16
58             inc r17      ;incremento 1min,
59             ;3er digito
60             cpi r17,10    ;comparo con 10 min
61             brne DIVIDIR_DIGITOS_MIN
62             inc r18      ;si pasaron 10 min,
63             ;incremento 10 min
64             ;(4to digito)
65             clr r17      ;paso 3er digito a 0
66             rjmp DIVIDIR_DIGITOS_MIN
67
68 MINS:           mov r8, r17
69             mov r9, r18
70
71 ;----- Configuro TM1637
72
73 SET_COMMAND11:     ldi r19, 0b01000100 ;COMANDO: Normal,
74             ;escribir datos
75             ;fixed ad
76             rcall START
77             rcall WRITE_BYTE
78             rcall STOP
79
80 ;----- 7 Segmentos #1 (0X:XX)
81
82 SET_COMMAND21:     ldi r19, 0b11001000 ;Seteo direccion
83             ;del display
84             rcall START
85             rcall WRITE_BYTE
86
87
88 SET_DATA1:         mov r19, r9
89             rcall DIGIT_TO_SEGMENT ;Pasa digito a
90             ;segmento en r19
91             rcall WRITE_BYTE      ;Mando dato
92             rcall STOP
93
94 ;----- 7 Segmentos #2 (X0:XX)
95
96 SET_COMMAND22:     ldi r19, 0b11001001 ;Seteo direccion
97             ;del display
98             rcall START
99             rcall WRITE_BYTE
100
101 SET_DATA2:         mov r19, r8
102             rcall DIGIT_TO_SEGMENT ;Pasa digito a
103             ;segmento en r19
104             ori r19, 0x80          ;agrega los 2 pts
105             rcall WRITE_BYTE      ;Mando dato
106             rcall STOP

```

```

107 ;----- 7 Segmentos #3 (XX:OX)
108
109 SET_COMMAND23:    ldi r19, 0b11001010 ;Seteo direccion
110                 ;del display
111             rcall START
112             rcall WRITE_BYTE
113
114 SET_DATA3:       mov r19, r7
115             rcall DIGIT_TO_SEGMENT ;Pasa digito a
116                 ;segmento en r19
117             rcall WRITE_BYTE ;Mando dato
118             rcall STOP
119
120 ;----- 7 Segmentos #4 (XX:X0)
121
122 SET_COMMAND24:    ldi r19, 0b11001011 ;Seteo direccion
123                 ;del display
124             rcall START
125             rcall WRITE_BYTE
126
127 SET_DATA4:       mov r19, r6
128             rcall DIGIT_TO_SEGMENT ;Pasa digito a
129                 ;segmento en r19
130             rcall WRITE_BYTE ;Mando dato
131             rcall STOP
132
133 ;----- Configuro brillo
134
135 SET_COMMAND3:    ;seteo el brillo
136             ldi r19, 0b10001010
137             rcall START
138             rcall WRITE_BYTE
139             rcall STOP
140             pop R18
141             out SREG, r18
142             pop r18
143             pop r17
144             pop r16
145             pop r0
146             pop r1
147             ret
148

```

start_segments.asm

```

1 ;include "write_byte_TIMER.asm"
2
3 START_SEGMENTS: push r1
4             push r0
5             push r16
6             push r17
7             push r18
8             in R18, SREG
9             push R18
10
11             ldi r16, 0b01000000 ;PALITO DEL MEDIO

```

```

12 ;----- Configuro TM1637
13
14 SSET_COMMAND11: ldi r19, 0b01000100 ;COMANDO: Normal,
15                 ;escribir datos, fixed ad.
16             rcall START
17             rcall WRITE_BYTE
18             rcall STOP
19
20 ;----- 7 Segmentos #1 (OX:XX)
21
22 SSET_COMMAND21: ldi r19, 0b11001000 ; Seteo direccion del display
23             rcall START
24             rcall WRITE_BYTE
25
26 SSET_DATA1:   mov r19, r16
27             rcall WRITE_BYTE ; Mando dato
28             rcall STOP
29
30 ;----- 7 Segmentos #2 (X0:XX)
31
32 SSET_COMMAND22: ldi r19, 0b11001001 ; Seteo direccion del display
33             rcall START
34             rcall WRITE_BYTE
35
36 SSET_DATA2:   mov r19, r16
37             ori r19, 0x80 ;agrega los 2 puntos
38             rcall WRITE_BYTE ; Mando dato
39             rcall STOP
40
41 ;----- 7 Segmentos #3 (XX:OX)
42
43 SSET_COMMAND23: ldi r19, 0b11001010 ; Seteo direccion del display
44             rcall START
45             rcall WRITE_BYTE
46
47 SSET_DATA3:   mov r19, r16
48             rcall WRITE_BYTE ; Mando dato
49             rcall STOP
50
51 ;----- 7 Segmentos #4 (XX:X0)
52
53 SSET_COMMAND24: ldi r19, 0b11001011 ; Seteo direccion del display
54             rcall START
55             rcall WRITE_BYTE
56
57 SSET_DATA4:   mov r19, r16
58             rcall WRITE_BYTE ; Mando dato
59             rcall STOP
60
61 ;----- Configuro brillo
62
63 SSET_COMMAND3: ;seteo el brillo
64             ldi r19, 0b10001010
65             rcall START
66             rcall WRITE_BYTE

```

```

67      rcall STOP
68      pop  R18
69      out SREG,r18
70      pop  r18
71      pop  r17
72      pop  r16
73      pop  r0
74      pop  r1
75      ret

```

decimal_to_hex.asm

```

1 ;r21 es el dato
2
3 DEC_TO_HEX:
4     push r16
5     in r16, SREG
6     push r16
7     push r23
8     push r24
9     push r22
10
11    clr r16
12    clr r22
13    clr r23
14    clr r24
15
16 N1: cpi r21, 0           ;primer digito
17     breq GUARDAR_CONV
18
19     dec r21
20     inc r22
21     cpi r22, 10
22     brne N1
23
24 N2: inc r23              ;segundo digito
25     clr r22
26     cpi r23, 10
27     brne N1
28
29 N3: inc r24
30     clr r23
31     cpi r24, 9
32     brne N1
33
34 GUARDAR_CONV:
35     mov r16, r22
36     rcall HEX_TO_ASCII
37     sts 0x0250, r16
38     mov r16, r23
39     rcall HEX_TO_ASCII
40     sts 0x0251, r16
41     mov r16, r24
42     rcall HEX_TO_ASCII
43     sts 0x0252, r16
44

```

```

45 fin_conv:
46     pop  r22
47     pop  r24
48     pop  r23
49     pop  r16
50     out SREG, r16
51     pop  r16
52     ret
53
54 HEX_TO_ASCII:
55     cpi r16, 0
56     breq DEC_ES_0
57     cpi r16, 1
58     breq DEC_ES_1
59     cpi r16, 2
60     breq DEC_ES_2
61     cpi r16, 3
62     breq DEC_ES_3
63     cpi r16, 4
64     breq DEC_ES_4
65     cpi r16, 5
66     breq DEC_ES_5
67     cpi r16, 6
68     breq DEC_ES_6
69     cpi r16, 7
70     breq DEC_ES_7
71     cpi r16, 8
72     breq DEC_ES_8
73     cpi r16, 9
74     breq DEC_ES_9
75
76 DEC_ES_0:
77     ldi r16, 0x30
78     ret
79 DEC_ES_1:
80     ldi r16, 0x31
81     ret
82 DEC_ES_2:
83     ldi r16, 0x32
84     ret
85 DEC_ES_3:
86     ldi r16, 0x33
87     ret
88 DEC_ES_4:
89     ldi r16, 0x34
90     ret
91 DEC_ES_5:
92     ldi r16, 0x35
93     ret
94 DEC_ES_6:
95     ldi r16, 0x36
96     ret
97 DEC_ES_7:
98     ldi r16, 0x37
99     ret
100 DEC_ES_8:

```

```

101    ldi r16, 0x38
102    ret
103 DEC_ES_9:
104    ldi r16, 0x39
105    ret

```

write_byte_TIMER.asm

```

1 ;R19 ES EL BYTE
2 ;PD6 CLK
3 ;PD7 DATA
4
5 WRITE_BYTE: push r16
6     push r17
7     push r18
8
9     ldi r16, 8      ; Contador para transmitir 1 byte
10    sbi DDRD,7    ; Configuro PORTB2 como salida
11    sbi DDRD,6    ; Configuro PORTB3 como salida
12
13 CLK_LOW: ;Seteo CLK en LOW
14     cbi PORTD, 6   ; CLW en LOW
15     rcall BIT_DELAY
16
17 SETEAR_BIT: ;Configuro bit del puerto dato
18     mov r17, r19    ;mueve el dato a otro registro
19     andi r17, 0x01  ;enmascara para ver el bit menos
20     ;significativo para enviarlo
21     lsr r19        ;shiftea el byte a derecha
22     ;para la proxima iteracion
23     cpi r17, 0
24     brne BIT1
25
26 BIT0:    cbi PORTD, 7    ; pongo 0 en PB2
27     rcall BIT_DELAY
28     rjmp CLK_HIGH
29
30 BIT1:    sbi PORTD, 7    ; pongo 1 en PB2.
31     rcall BIT_DELAY
32
33 CLK_HIGH: ;Seteo CLK en HIGH
34     sbi PORTD, 6 ; CLK en HIGH
35     rcall BIT_DELAY
36
37
38 BYTE_END: dec r16
39     cpi r16, 0
40     brne CLK_LOW ;vuelvo para transmitir
41     ;otro bit si no transmitio 8 bits.
42
43 ACK:     ;Acknowledge para ver si termine de transmitir
44
45     ;Seteo CLK en LOW
46     cbi PORTD, 6 ; CLK en LOW
47     rcall BIT_DELAY
48

```

```

49
50 ;Seteo CLK en HIGH
51     sbi PORTD, 6 ; CLK en HIGH
52     rcall BIT_DELAY
53
54     sbis PORTD, 7;
55     cbi PORTD, 7 ; CLK en LOW si no lo estaba
56     rcall BIT_DELAY
57
58 ;Seteo CLK en LOW
59     cbi PORTD, 6 ; CLK en LOW
60     rcall BIT_DELAY
61
62 FIN:    pop r18
63     pop r17
64     pop r16
65     ret
66
67 BIT_DELAY: ;delay de 50 us
68     push r20
69     ldi r20, 16
70     L1: dec r20
71     brne L1
72     pop r20
73     ret
74
75 START:  ;comienza transmision segun especifica datasheet
76     cbi PORTD, 7 ; Data a LOW para iniciar.
77     rcall BIT_DELAY
78     ret
79
80 STOP:   ;termina transmision segun especifica datasheet
81     cbi PORTD, 7 ; Data a LOW.
82     rcall BIT_DELAY
83     sbi PORTD, 6 ; CLK a HIGH.
84     rcall BIT_DELAY
85     sbi PORTD, 7 ; Data a HIGH para terminar.
86     rcall BIT_DELAY
87     ret

```

write_byte_LOCAL.asm

```

1 ;R19 ES EL BYTE
2 ;PB7 CLK
3 ;PD5 DATA
4
5 WRITE_BYTE_LOCAL: push r16
6     push r17
7     push r18
8
9     ldi r16, 8      ; Contador para transmitir 1 byte
10    sbi DDRD,5    ; Configuro PORTB2 como salida
11    sbi DDRB,7    ; Configuro PORTB3 como salida
12
13 L_CLK_LOW: ;Seteo CLK en LOW
14     cbi PORTB, 7 ; CLW en LOW

```

```

15         rcall L_BIT_DELAY
16
17 L_SETEAR_BIT: ;Configuro bit del puerto dato
18     mov r17, r19 ;mueve el dato a otro registro
19     andi r17, 0x01 ;enmascara para ver el bit menos
20             ;significativo para enviarlo
21     lsr r19 ;shiftea el byte a derecha para
22             ;la proxima iteracion
23     cpi r17, 0
24     brne L_BIT1
25
26 L_BIT0:    cbi PORTD, 5 ; pongo 0 en PB2
27     rcall L_BIT_DELAY
28     rjmp L_CLK_HIGH
29
30 L_BIT1:    sbi PORTD, 5 ; pongo 1 en PB2.
31     rcall L_BIT_DELAY
32
33 L_CLK_HIGH: ;Seteo CLK en HIGH
34     sbi PORTB, 7 ; CLK en HIGH
35     rcall L_BIT_DELAY
36
37
38 L_BYTE_END: dec r16
39     cpi r16, 0
40     brne L_CLK_LOW ;vuelvo para transmitir otro bit
41             ;si no transmitio 8 bits.
42
43 L_ACK:      ;Acknowledge para ver si termine de transmitir
44
45     ;Seteo CLK en LOW
46     cbi PORTB, 7 ; CLK en LOW
47     rcall L_BIT_DELAY
48
49     ;Seteo CLK en HIGH
50     sbi PORTB, 7 ; CLK en HIGH
51     rcall L_BIT_DELAY
52
53     sbis PORTD, 5;
54     cbi PORTD, 5 ; CLK en LOW si no lo estaba
55     rcall L_BIT_DELAY
56
57     ;Seteo CLK en LOW
58     cbi PORTB, 7 ; CLK en LOW
59     rcall L_BIT_DELAY
60
61 L_FIN:      pop r18
62     pop r17
63     pop r16
64     ret
65
66
67 L_BIT_DELAY: ;delay de 50 us
68     push r20
69     ldi r20, 16
70     L_L1: dec r20

```

```

71         brne L_L1
72     pop r20
73     ret
74
75 L_START:   ;comienza transmision segun especifica datasheet
76     cbi PORTD, 5 ; Data a LOW para iniciar.
77     rcall L_BIT_DELAY
78     ret
79
80 L_STOP:    ;termina transmision segun especifica datasheet
81     cbi PORTD, 5 ; Data a LOW.
82     rcall BIT_DELAY
83     sbi PORTB, 7 ; CLK a HIGH.
84     rcall L_BIT_DELAY
85     sbi PORTD, 5 ; Data a HIGH para terminar.
86     rcall L_BIT_DELAY
87     ret

```

write_byte_VISITANTE.asm

```

1 ;R19 ES EL BYTE
2 ;PC2 CLK
3 ;PC0 DATA
4
5 WRITE_BYTE_VISITANTE: push r16
6             push r17
7             push r18
8
9             ldi r16, 8 ;Contador para transmitir
10            ;1 byte
11            sbi DDRC,0 ; Configuro PORTB2 como salida
12            sbi DDRC,2 ; Configuro PORTB3 como salida
13
14 V_CLK_LOW:  ;Seteo CLK en LOW
15     cbi PORTC, 2 ; CLW en LOW
16     rcall V_BIT_DELAY
17
18 V_SETEAR_BIT: ;Configuro bit del puerto dato
19     mov r17, r19 ;mueve el dato a otro registro
20     andi r17, 0x01 ;enmascara para ver el bit menos
21             ;significativo para enviarlo
22     lsr r19 ;shiftea el byte a derecha para
23             ;la proxima iteracion
24     cpi r17, 0
25     brne V_BIT1
26
27 V_BIT0:    cbi PORTC, 0 ; pongo 0 en PB2
28     rcall V_BIT_DELAY
29     rjmp V_CLK_HIGH
30
31 V_BIT1:    sbi PORTC, 0 ; pongo 1 en PB2.
32     rcall V_BIT_DELAY
33
34 V_CLK_HIGH: ;Seteo CLK en HIGH
35     sbi PORTC, 2 ; CLK en HIGH
36     rcall V_BIT_DELAY

```

```

37
38
39 V_BYTE_END:    dec r16
40     cpi r16, 0
41     brne V_CLK_LOW ;vuelvo para transmitir
42         ;otro bit si no transmite 8 bits.
43
44 V_ACK:          ;Acknowledge para ver si termine de transmitir
45
46 ;Seteo CLK en LOW
47 cbi PORTC, 2 ; CLK en LOW
48 rcall V_BIT_DELAY
49
50 ;Seteo CLK en HIGH
51 sbi PORTC, 2 ; CLK en HIGH
52 rcall V_BIT_DELAY
53
54 sbis PORTC, 0;
55 cbi PORTC, 0 ; CLK en LOW si no lo estaba
56 rcall V_BIT_DELAY
57
58 ;Seteo CLK en LOW
59 cbi PORTC, 2 ; CLK en LOW
60 rcall V_BIT_DELAY
61
62 V_FIN:          pop r18
63     pop r17
64     pop r16
65     ret
66
67 V_BIT_DELAY:    ;delay de 50 us
68     push r20
69     ldi r20, 16
70 V_L1:           dec r20
71     brne V_L1
72     pop r20
73     ret
74
75 V_START:        ;comienza transmision segun especifica datasheet
76     cbi PORTC, 0 ; Data a LOW para iniciar.
77     rcall V_BIT_DELAY
78     ret
79
80 V_STOP:          ;termina transmision segun especifica datasheet
81     cbi PORTC, 0 ; Data a LOW.
82     rcall BIT_DELAY
83     sbi PORTC, 2 ; CLK a HIGH.
84     rcall V_BIT_DELAY
85     sbi PORTC, 0 ; Data a HIGH para terminar.
86     rcall V_BIT_DELAY
87     ret

```

update_score_LOCAL.asm

```

1 .include "write_byte_LOCAL.s"
2

```

```

3 UPDATE_SCORE_LOCAL: push r16
4     push r17
5     push r18
6     push r19
7     push r20
8     in r16, SREG
9     push r16
10
11     clr r16
12     clr r17
13     clr r18
14     clr r20
15     mov r16, r29
16
17 DIVIDIR_DIGITOS: cpi r16, 0
18     breq PTS_SET_COMMAND11 ;si termino de
19         ;convertir, transmite
20         ;al display
21     dec r16
22     inc r17           ;incremento 1s, 1er digito
23     cpi r17, 10        ;comparo si pasaron 10 pts
24     brne DIVIDIR_DIGITOS
25     inc r18           ;si pasaron 10 pts,
26         ;incremento 10 pts, 2do digito
27     clr r17           ;paso primer digito a 0
28     cpi r18, 10        ;comparo si pasaron 100 pts
29     brne DIVIDIR_DIGITOS
30     inc r20           ;si pasaron 100 pts,
31         ;incremento 100 pts, 3er
32             digito
33     clr r18           ;paso segundo digito a 0
34     rjmp DIVIDIR_DIGITOS
35
36 ;----- Configuro TM1637
37 PTS_SET_COMMAND11: ldi r19, 0b01000100 ;COMANDO: Normal,
38                         ;escribir datos,
39                         ;fixed ad.
40     rcall L_START
41     rcall WRITE_BYTE_LOCAL
42     rcall L_STOP
43
44 ;----- 7 Segmentos #1 (0X:XX)
45 PTS_SET_COMMAND21: ldi r19, 0b11001000 ; Seteo direccion
46                         ;del display
47     rcall L_START
48     rcall WRITE_BYTE_LOCAL
49
50 PTS_SET_DATA1:    clr r19           ;lo quiero apagado
51     rcall DIGIT_TO_SEGMENT ;Pasa digito a
52                         ;segmento en r19
53     rcall WRITE_BYTE_LOCAL ;Mando dato
54     rcall L_STOP
55

```

```

57 ;----- 7 Segmentos #2 (X0:XX)
58
59 PTS_SET_COMMAND22: ldi r19, 0b11001001 ;Seteo direccion
60 ;del display
61 rcall L_START
62 rcall WRITE_BYTE_LOCAL
63
64 PTS_SET_DATA2: mov r19, r20
65 rcall DIGIT_TO_SEGMENT ;Pasa digito a
66 segmento en r19
67 rcall WRITE_BYTE_LOCAL ;Mando dato
68 rcall L_STOP
69
70 ;----- 7 Segmentos #3 (XX:0X)
71
72 PTS_SET_COMMAND23: ldi r19, 0b11001010 ;Seteo direccion
73 ;del display
74 rcall L_START
75 rcall WRITE_BYTE_LOCAL
76
77 PTS_SET_DATA3: mov r19, r18
78 rcall DIGIT_TO_SEGMENT ;Pasa digito a
79 ;segmento en r19
80 rcall WRITE_BYTE_LOCAL ;Mando dato
81 rcall L_STOP
82
83 ;----- 7 Segmentos #4 (XX:X0)
84
85 PTS_SET_COMMAND24: ldi r19, 0b11001011 ;Seteo direccion
86 ;del display
87 rcall L_START
88 rcall WRITE_BYTE_LOCAL
89
90 PTS_SET_DATA4: mov r19, r17
91 rcall DIGIT_TO_SEGMENT ;Pasa digito a
92 ;segmento en r19
93 rcall WRITE_BYTE_LOCAL ;Mando dato
94 rcall L_STOP
95
96 ;----- Configuro brillo
97
98 PTS_SET_COMMAND3: ;seteo el brillo
99 ldi r19, 0b10001010
100 rcall L_START
101 rcall WRITE_BYTE_LOCAL
102 rcall L_STOP
103
104 pop r16
105 out SREG, r16
106 pop r20
107 pop r19
108 pop r18
109 pop r17
110 pop r16
111 ret

```

```

update_score_VISITANTE.asm
1 .include "write_byte_VISITANTE.asm"
2
3 UPDATE_SCORE_VISITANTE: push r16
4 push r17
5 push r18
6 push r19
7 push r20
8 in r16, SREG
9 push r16
10
11 clr r16
12 clr r17
13 clr r18
14 clr r20
15 mov r16, r28
16
17 V_DIVIDIR_DIGITOS: cpi r16,0
18 breq V_SET_COMMAND11
19 ;si termino de convertir, empiezo a
20 ;transmitir al display
21 dec r16
22 inc r17 ;incremento 1 seg
23 ;(primer digito)
24 cpi r17,10 ;comparo si pasaron 10 pts
25 brne V_DIVIDIR_DIGITOS
26 inc r18 ;si pasaron 10 pts,
27 ;incremento 10 pts, 2do dig
28 cpi r17 ;paso primer digito a 0
29 cpi r18,10 ;comparo si pasaron 100
30 pts
31 brne V_DIVIDIR_DIGITOS
32 inc r20 ;si pasaron 100 pts,
33 ;incremento 100 pts
34 ;(tercer digito)
35 clr r18 ;paso primer digito a 0
36 rjmp V_DIVIDIR_DIGITOS
37
38 ;----- Configuro TM1637
39 V_SET_COMMAND11: ldi r19, 0b01000100 ;COMANDO: Normal,
40 ;escribir datos,
41 ;fixed ad.
42 rcall V_START
43 rcall WRITE_BYTE_VISITANTE
44 rcall V_STOP
45
46 ;----- 7 Segmentos #1 (0X:XX)
47 V_SET_COMMAND21: ldi r19, 0b11001000 ; Seteo direccion
48 ;del display
49 rcall V_START
50 rcall WRITE_BYTE_VISITANTE
51
52 V_SET_DATA1: clr r19 ;lo quiero apagado

```

```

53         rcall DIGIT_TO_SEGMENT ;Pasa digito a
54                     ;segmento en r19
55         rcall WRITE_BYTE_VISITANTE ;Mando dato
56         rcall V_STOP
57
58 ;----- 7 Segmentos #2 (X0:XX)
59
60 V_SET_COMMAND22:    ldi r19, 0b11001001 ;Seteo direccion
61                     ;del display
62         rcall V_START
63         rcall WRITE_BYTE_VISITANTE
64
65 V_SET_DATA2:        mov r19, r20
66         rcall DIGIT_TO_SEGMENT ;Pasa digito a
67                     ;segmento en r19
68         rcall WRITE_BYTE_VISITANTE ;Mando dato
69         rcall V_STOP
70
71 ;----- 7 Segmentos #3 (XX:0X)
72
73 V_SET_COMMAND23:    ldi r19, 0b11001010 ;Seteo direccion
74                     ;del display
75         rcall V_START
76         rcall WRITE_BYTE_VISITANTE
77
78 V_SET_DATA3:        mov r19, r18
79         rcall DIGIT_TO_SEGMENT ;Pasa digito a
80                     ;segmento en r19
81         rcall WRITE_BYTE_VISITANTE ;Mando dato
82         rcall V_STOP
83
84 ;----- 7 Segmentos #4 (XX:X0)
85
86 V_SET_COMMAND24:    ldi r19, 0b11001011 ;Seteo direccion
87                     ;del display
88         rcall V_START
89         rcall WRITE_BYTE_VISITANTE
90
91 V_SET_DATA4:        mov r19, r17
92         rcall DIGIT_TO_SEGMENT ;Pasa digito a
93                     ;segmento en
94         rcall WRITE_BYTE_VISITANTE ;Mando dato
95         rcall V_STOP
96
97 ;----- Configuro brillo
98
99 V_SET_COMMAND3:    ;seteo el brillo
100        ldi r19, 0b10001010
101        rcall V_START
102        rcall WRITE_BYTE_VISITANTE
103        rcall V_STOP
104
105        pop r16
106        out SREG, r16
107
108        pop r20

```

```

105        pop r19
106        pop r18
107        pop r17
108        pop r16
109        ret

```

```

guardar_ram.asm
1 .include "decimal_to_hex.asm"
2
3 GUARDAR_EN_RAM:
4     push R28
5     push R29
6     push R0
7     push R1
8     push R17
9     in R17, SREG
10    push R17
11
12    LDI R17, 10      ;salto de linea
13    st X+, R17
14    ldi R17, 13      ;retorno de carro
15    st X+, R17
16
17    mov r21, r29
18    rcall DEC_TO_HEX
19    lds r29, 0x0252 ;guarda tercer digito local
20    st X+, R29
21    lds r29, 0x0251 ;guarda segundo digito local
22    st X+, R29
23    lds r29, 0x0250 ;guarda primer digito local
24    st X+, R29
25
26    ldi R17, 44      ;coma
27    st X+, R17
28
29    mov r21, r28
30    rcall DEC_TO_HEX
31    lds r28, 0x0252 ;guarda tercer digito visitante
32    st X+, R28
33    lds r28, 0x0251 ;guarda segundo digito visitante
34    st X+, R28
35    lds r28, 0x0250 ;guarda primer digito visitante
36    st X+, R28
37
38    ldi R17, 44      ;coma
39    st X+, R17
40
41    mov r21, r1
42    rcall DEC_TO_HEX
43    lds r17, 0x0251 ;guarda segundo digito minutos
44    st X+, R17
45    lds r17, 0x0250 ;guarda primer digito minutos
46    st X+, R17
47
48    ldi R17, 44      ;coma

```

```

49      st X+, R17
50
51      mov r21, r0
52      rcall DEC_TO_HEX
53      lds r17, 0x0251 ;guarda segundo digito segundos
54      st X+, R17
55      lds r17, 0x0250 ;guarda primer digito segundos
56      st X+, R17
57
58      pop R17
59      out SREG, R17
60      pop R17
61      pop R1
62      pop R0
63      pop R29
64      pop R28
65
66      ret

```

restart_match.asm

```

1 REINICIAR_PARTIDO:
2     push r19
3     push r18
4     push r17
5     push r16
6     in r16,SREG
7     push r16
8
9     lds r17, UCSROA ;verifica si llego dato NUEVO
10    sbrs r17, RXCO
11    rjmp SALIR
12
13    lds r16, UDRO ;carga lo que recibio y esta en el buffer
14
15    ldi r18, 13 ;retorno de carro
16    cp r18, r16
17    breq CONFIG
18
19 NO_REINICIAR:
20    pop r16
21    out SREG,r16
22    pop r16
23    pop r17
24    pop r18
25    pop r19
26    ret

```

Funciones_UART.asm

```

1 ;Funciones UART para configurar, emitir tabla almacenada en
; posicion 0x0300, recibir un dato al r16 (ej)
2
3 ;;;;;;;;;;;;;;;;;;;;
4 UART_config:    push r18

```

```

5      push r17
6      push r16
7      in r16,SREG
8      push r16
9
10     ldi r17, 0
11     ldi r16, 12 ;1100 (setea TXENO
12 ;(transmitter enable)
13     sts UBRROW, r17 ;UCSZ02 (tamanio de caracter))
14     sts UBRROL, r16
15     ldi r18, 0x02 ;setea el doble de velocidad
16 ;de baud rate
17     sts UCSROA, r18
18     ldi r16, (1<<RXENO)|(1<<TXENO) ;se activa
19 ;transmision y
20 ;repcion
21     sts UCSROB, r16
22     ldi r16, (1<<USBS0)|(3<<UCSZ00) ;formato de 8bits
23 ;y dos de stop
24     sts UCSROC, r16
25
26     pop r16
27     out SREG,r16
28     pop r16
29     pop r17
30     pop r18
31     ret
32
33 ;;;;;;;;;;;;;;;
34 UART_transmitir: push r17
35     push r16
36     in r16,SREG
37     push r16
38
39     ldi XH, 0x0300 ;posiciono la tabla al
40     ldi XL, 0x00 ;comienzo para transmitir
41 ;hasta encontrar el caracter
42 ;de parada
43 SIGUE:
44     ld r16,X+
45     lds r17, UCSROA
46     sbrs r17, UDREO
47     rjmp UART_transmitir
48     sts UDRO,r16 ;r20 para solo transmision
49     call DELAY_TRANSMITIR
50     cpi r16,0x04 ;simbolo fin de tabla RAM
51     brne SIGUE
52
53     pop r16
54     out SREG,r16
55     pop r16
56     pop r17
57     ret
58
59 ;;;;;;;;;;;;;;;

```

```

60 UART_recibir:    push r19
61          push r18
62          push r17
63          push r16
64          in r16,SREG
65          push r16
66
67          lds r17, UCSROA      ;verifica si llego dato NUEVO
68          sbrs r17, RXCO
69          rjmp SALIR
70
71          lds r16, UDRO      ;carga lo que recibio y
72          ;esta en el buffer
73          ldi r18, 'v'
74          cp r18, r16
75          breq INC_VISITANTE ;si llego 'v' incrementa
76          ;visitante
77          ldi r18, 'l'
78          cp r18, r16
79          breq INC_LOCAL      ;si llego 'l' incrementa
80          ;local
81          ldi r18, 'c'
82          cp r18, r16
83          breq DEC_VISITANTE ;si llego 'c' decrementa
84          ;visitante
85          ldi r18, 'k'
86          cp r18, r16
87          breq DEC_LOCAL      ;si llego 'k' decrementa
88          ;local
89          rjmp SALIR
90
91 INC_VISITANTE:   inc r28
92          rcall GUARDAR_EN_RAM
93          rcall UPDATE_SCORE_VISITANTE
94          rjmp SALIR
95
96 INC_LOCAL:       inc r29
97          rcall GUARDAR_EN_RAM
98          rcall UPDATE_SCORE_LOCAL
99          rjmp SALIR
100
101 DEC_VISITANTE: cpi r28, 0
102          breq SALIR
103          dec r28
104          rcall GUARDAR_EN_RAM
105          rcall UPDATE_SCORE_VISITANTE
106          rjmp SALIR
107
108 DEC_LOCAL:      cpi r29, 0
109          breq SALIR
110          dec r29
111          rcall GUARDAR_EN_RAM
112          rcall UPDATE_SCORE_LOCAL
113          rjmp SALIR

```

```

112 SALIR:
113          pop r16
114          out SREG,r16
115          pop r16
116          pop r17
117          pop r18
118          pop r19
119          ret
120
121 DELAY_TRANSMITIR:
122          push r18
123          push r19
124          push r16
125          in r16, SREG
126          push r16
127
128          ldi r18, 66
129          L21:      dec r18
130          brne L21
131
132          pop r16
133          out SREG, r16
134          pop r16
135          pop r19
136          pop r18
137          ret

```

SELECCION_DE_TIEMPO.asm

```

1 SELECCION_TIEMPO:
2          push r19
3          push r18
4          push r17
5          push r16
6          in r16,SREG
7          push r16
8
9          rcall FUNCION_UART_RECIBE TIEMPO      ;Recibe el valor del
10         tiempo y define el .EQU CANT_MINUTOS
11
12          pop r16
13          out SREG,r16
14          pop r16
15          pop r17
16          pop r18
17          pop r19
18          ret
19
20 FUNCION_UART_RECIBE TIEMPO:
21
22 NO_OPCION:    lds r17, UCSROA
23          sbrs r17, RXCO
24          rjmp FUNCION_UART_RECIBE TIEMPO
25          ;Espera hasta que ingresen un valor 0,1,2 o 3
26          ;(o basura)

```

```

27      lds r17 ,UDR0
28
29      ;identifica si es 0,1,2 o 3 [1min, 5min, 10min o
30      ;15min] ... etc.
31
32      cpi r17 ,0x30      ;Valor de 0
33      breq T_ES_0
34      cpi r17 ,0x31      ;Valor de 1
35      breq T_ES_1
36      cpi r17 ,0x32      ;Valor de 2
37      breq T_ES_2
38      cpi r17 ,0x33      ;Valor de 3
39      breq T_ES_3
40      cpi r17 ,0x34      ;Valor de 4
41      breq T_ES_4
42      cpi r17 ,0x35      ;Valor de 5
43      breq T_ES_5
44      cpi r17 ,0x36      ;Valor de 6
45      breq T_ES_6
46      cpi r17 ,0x37      ;Valor de 7
47      breq T_ES_7
48      cpi r17 ,0x38      ;Valor de 8
49      breq T_ES_8
50      rjmp NO_OPCION
51      ;salta al no ingresar ninguna
52      ;de las cuatro opciones anteriores
53 EXIT:
54      ret
55
56 T_ES_0: ldi r16, 1-1
57      mov r13, r16
58      rjmp EXIT
59
60 T_ES_1: ldi r16, 5-1
61      mov r13, r16
62      rjmp EXIT
63
64 T_ES_2: ldi r16, 10-1
65      mov r13, r16
66      rjmp EXIT
67
68 T_ES_3: ldi r16, 15-1
69      mov r13, r16
70      rjmp EXIT
71
72 T_ES_4: ldi r16, 20-1
73      mov r13, r16
74      rjmp EXIT
75
76 T_ES_5: ldi r16, 25-1
77      mov r13, r16
78      rjmp EXIT
79
80 T_ES_6: ldi r16, 30-1
81      mov r13, r16
82      rjmp EXIT

```

```

83
84 T_ES_7: ldi r16, 35-1
85      mov r13, r16
86      rjmp EXIT
87
88 T_ES_8: ldi r16, 40-1
89      mov r13, r16
90      rjmp EXIT

```

digit_to_segment.asm

```

1  ///
2  //  A
3  //  ---
4  //  F |   | B
5  //      -G-
6  //  E |   | C
7  //  ---
8  //  D
9
10 /*0b00111111,    // 0
11 0b00000110,    // 1
12 0b01011011,    // 2
13 0b01001111,    // 3
14 0b01100110,    // 4
15 0b01101101,    // 5
16 0b01111101,    // 6
17 0b00000111,    // 7
18 0b01111111,    // 8
19 0b01101111,    // 9
20 0b01110111,    // A
21 0b01111100,    // b
22 0b00111001,    // C
23 0b01011110,    // d
24 0b01111001,    // E
25 0b01110001,    // F
26 0b10000000    // DP DOUBLE POINT  */
27
28
29 DIGIT_TO_SEGMENT:    cpi r19,9
30             breq ES_9
31
32             cpi r19,8
33             breq ES_8
34
35             cpi r19,7
36             breq ES_7
37
38             cpi r19,6
39             breq ES_6
40
41             cpi r19,5
42             breq ES_5
43
44             cpi r19,4
45             breq ES_4
46
47             cpi r19,3
48             breq ES_3
49
50             cpi r19,2
51             breq ES_2
52
53             cpi r19,1
54             breq ES_1
55

```

```

56             cpi r19,0
57             breq ES_0
58
59 ES_9:          ldi r19, 0b01101111
60             ret
61
62 ES_8:          ldi r19, 0b01111111
63             ret
64
65 ES_7:          ldi r19, 0b00000111
66             ret
67
68 ES_6:          ldi r19, 0b01111101
69             ret
70
71 ES_5:          ldi r19, 0b01101101
72             ret
73
74 ES_4:          ldi r19, 0b01100110
75             ret
76
77 ES_3:          ldi r19, 0b01001111
78             ret
79
80 ES_2:          ldi r19, 0b01011011
81             ret
82
83 ES_1:          ldi r19, 0b00000110
84             ret
85
86 ES_0:          ldi r19, 0b00111111
87             ret

```

10 Circuito esquemático de la placa de desarrollo




Figura 7: Esquemático.

11 Datos relevantes Atmega 328p

Atmel®
 8-bit AVR Microcontrollers
ATmega328/P
 DATASHEET COMPLETE

Introduction

The Atmel® picoPower® ATmega328/P is a low-power CMOS 8-bit microcontroller based on the AVR® enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega328/P achieves throughputs close to 1MIPS per MHz. This empowers system designer to optimize the device for power consumption versus processing speed.

Feature

High Performance, Low Power Atmel®AVR® 8-Bit Microcontroller Family

- Advanced RISC Architecture
 - 131 Powerful Instructions
 - Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 20 MIPS Throughput at 20MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory Segments
 - 32KBytes of In-System Self-Programmable Flash program Memory
 - 1KBytes EEPROM
 - 2KBytes Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data Retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Programming Lock for Software Security
- Atmel® QTouch® Library Support
 - Capacitive Touch Buttons, Sliders and Wheels
 - QTouch and QMatrix® Acquisition
 - Up to 64 sense channels


Atmel-42735B-ATmega328P_Datasheet_Complete-11/2016

- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Six PWM Channels
 - 8-channel 10-bit ADC in TQFP and QFN/MLF package
 - Temperature Measurement
 - 6-channel 10-bit ADC in PDIP Package
 - Temperature Measurement
 - Two Master/Slave SPI Serial Interface
 - One Programmable Serial USART
 - One Byte-oriented 2-wire Serial Interface (Philips I²C compatible)
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - One On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
 - 23 Programmable I/O Lines
 - 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF
- Operating Voltage:
 - 1.8 - 5.5V
- Temperature Range:
 - -40°C to 105°C
- Speed Grade:
 - 0 - 4MHz @ 1.8 - 5.5V
 - 0 - 10MHz @ 2.7 - 5.5V
 - 0 - 20MHz @ 4.5 - 5.5V
- Power Consumption at 1MHz, 1.8V, 25°C
 - Active Mode: 0.2mA
 - Power-down Mode: 0.1µA
 - Power-save Mode: 0.75µA (Including 32kHz RTC)

5. Pin Configurations

5.1. Pin-out

Figure 5-1. 28-pin PDIP



16. Interrupts

This section describes the specifics of the interrupt handling of the device. For a general explanation of the AVR interrupt handling, refer to the description of *Reset and Interrupt Handling*.

- Each Interrupt Vector occupies two instruction words .
- Reset Vector is affected by the BOOTRST fuse, and the Interrupt Vector start address is affected by the IVSEL bit in MCUCR

16.1. Interrupt Vectors in ATmega328/P

Table 16-1. Reset and Interrupt Vectors in ATmega328/P

Vector No	Program Address ⁽²⁾	Source	Interrupts definition
1	0x0000 ⁽¹⁾	RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset
2	0x0002	INT0	External Interrupt Request 0
3	0x0004	INT1	External Interrupt Request 0
4	0x0006	PCINT0	Pin Change Interrupt Request 0
5	0x0008	PCINT1	Pin Change Interrupt Request 1
6	0x000A	PCINT2	Pin Change Interrupt Request 2
7	0x000C	WDT	Watchdog Time-out Interrupt
8	0x000E	TIMER2_COMPA	Timer/Counter2 Compare Match A
9	0x0010	TIMER2_COMPB	Timer/Counter2 Compare Match B
10	0x0012	TIMER2_OVF	Timer/Counter2 Overflow
11	0x0014	TIMER1_CAPT	Timer/Counter1 Capture Event
12	0x0016	TIMER1_COMPA	Timer/Counter1 Compare Match A
13	0x0018	TIMER1_COMPB	Timer/Counter1 Compare Match B
14	0x001A	TIMER1_OVF	Timer/Counter1 Overflow
15	0x001C	TIMER0_COMPA	Timer/Counter0 Compare Match A
16	0x001E	TIMER0_COMPB	Timer/Counter0 Compare Match B
17	0x0020	TIMER0_OVF	Timer/Counter0 Overflow
18	0x0022	SPI_STC	SPI Serial Transfer Complete
19	0x0024	USART_RX	USART Rx Complete
20	0x0026	USART_UDRE	USART Data Register Empty
21	0x0028	USART_TX	USART Tx Complete
22	0x002A	ADC	ADC Conversion Complete
23	0x002C	EE_READY	EEPROM Ready
24	0x002E	ANALOG_COMP	Analog Comparator

Vector No	Program Address ⁽²⁾	Source	Interrupts definition
25	0x0030	TWI	2-wire Serial Interface (I ² C)
26	0x0032	SPM READY	Store Program Memory Ready

Note:

1. When the BOOTRST Fuse is programmed, the device will jump to the Boot Loader address at reset, see "Boot Loader Support – Read-While-Write Self- Programming"
2. When the IVSEL bit in MCUCR is set, Interrupt Vectors will be moved to the start of the Boot Flash Section. The address of each Interrupt Vector will then be the address in this table added to the start address of the Boot Flash Section.

The table below shows reset and Interrupt Vectors placement for the various combinations of BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the Boot section or vice versa.

Table 16-2. Reset and Interrupt Vectors Placement

BOOTRST ⁽¹⁾	IVSEL	Reset Address	Interrupt Vectors Start Address
1	0	0x000	0x002
1	1	0x000	Boot Reset Address + 0x0002
0	0	Boot Reset Address	0x002
0	1	Boot Reset Address	Boot Reset Address + 0x0002

Note: 1. For the BOOTRST Fuse "1" means unprogrammed while "0" means programmed.

The most typical and general program setup for the Reset and Interrupt Vector Addresses is:

Address	Labels	Code	Comments
0x0000		jmp RESET	; Reset
0x0002		jmp INT0	; IRQ0
0x0004		jmp INT1	; IRQ1
0x0006		jmp PCINT0	; PCINT0
0x0008		jmp PCINT1	; PCINT1
0x000A		jmp PCINT2	; PCINT2
0x000C		jmp WDT	; Watchdog Timeout
0x000E		jmp TIM2_COMPA	; Timer2 CompareA
0x0010		jmp TIM2_COMPB	; Timer2 CompareB
0x0012		jmp TIM2_OVF	; Timer2 Overflow
0x0014		jmp TIM1_CAPT	; Timer1 Capture
0x0016		jmp TIM1_COMPA	; Timer1 CompareA
0x0018		jmp TIM1_COMPB	; Timer1 CompareB
0x001A		jmp TIM1_OVF	; Timer1 Overflow
0x001C		jmp TIM0_COMPA	; Timer0 CompareA
0x001E		jmp TIM0_COMPB	; Timer0 CompareB
0x0020		jmp TIM0_OVF	; Timer0 Overflow
0x0022		jmp SPI_STC	; SPI Transfer Complete
0x0024		jmp USART_RXC	; USART RX Complete
0x0026		jmp USART_UDRE	; USART UDR Empty
0x0028		jmp USART_TXC	; USART TX Complete
0x002A		jmp ADC	; ADC Conversion Complete
0x002C		jmp EE_RDY	; EEPROM Ready
0x002E		jmp ANA_COMP	; Analog Comparator
0x0030		jmp TWI	; 2-wire Serial
0x0032		jmp SPM_RDY	; SPM Ready
;			
0x0034	RESET:	ldi r16,high(RAMEND)	; Main program start
0x0035		out SPH,r16	; Set Stack Pointer to top of RAM
0x0036		ldi r16,low(RAMEND)	
0x0037		out SPL,r16	
0x0038		sei	; Enable interrupts

17.2.1. External Interrupt Control Register A

The External Interrupt Control Register A contains control bits for interrupt sense control.

Name: EICRA
Offset: 0x69
Reset: 0x00
Property: -

Bit	7	6	5	4	3	2	1	0
					ISC11	ISC10	ISC01	ISC00
Access	R/W	R/W	R/W	R/W				
Reset	0	0	0	0				

Bits 3:2 – ISC1n: Interrupt Sense Control 1 [n = 1:0]

The External Interrupt 1 is activated by the external pin INT1 if the SREG I-flag and the corresponding interrupt mask are set. The level and edges on the external INT1 pin that activate the interrupt are defined in the table below. The value on the INT1 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

Value	Description
00	The low level of INT1 generates an interrupt request.
01	Any logical change on INT1 generates an interrupt request.
10	The falling edge of INT1 generates an interrupt request.
11	The rising edge of INT1 generates an interrupt request.

Bits 1:0 – ISC0n: Interrupt Sense Control 0 [n = 1:0]

The External Interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the corresponding interrupt mask are set. The level and edges on the external INT0 pin that activate the interrupt are defined in table below. The value on the INT0 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

Value	Description
00	The low level of INT0 generates an interrupt request.
01	Any logical change on INT0 generates an interrupt request.
10	The falling edge of INT0 generates an interrupt request.
11	The rising edge of INT0 generates an interrupt request.

24.12.2. USART Control and Status Register 0 A

Name: UCSR0A
Offset: 0xC0
Reset: 0x20
Property: -

Bit	7	6	5	4	3	2	1	0
	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0
Access	R	R/W	R	R	R	R	R/W	R/W

Reset	0	0	1	0	0	0	0	0
-------	---	---	---	---	---	---	---	---

Bit 7 – RXC0: USART Receive Complete

This flag bit is set when there are unread data in the receive buffer and cleared when the receive buffer is empty (i.e., does not contain any unread data). If the Receiver is disabled, the receive buffer will be flushed and consequently the RXC0 bit will become zero. The RXC0 Flag can be used to generate a Receive Complete interrupt (see description of the RXCIE0 bit).

Bit 6 – TXC0: USART Transmit Complete

This flag bit is set when the entire frame in the Transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer (UDR0). The TXC0 Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXC0 Flag can generate a Transmit Complete interrupt (see description of the TXCIE0 bit).

Bit 5 – UDRE0: USART Data Register Empty

The UDRE0 Flag indicates if the transmit buffer (UDR0) is ready to receive new data. If UDRE0 is one, the buffer is empty, and therefore ready to be written. The UDRE0 Flag can generate a Data Register Empty interrupt (see description of the UDRIE0 bit). UDRE0 is set after a reset to indicate that the Transmitter is ready.

Bit 4 – FE0: Frame Error

This bit is set if the next character in the receive buffer had a Frame Error when received. I.e., when the first stop bit of the next character in the receive buffer is zero. This bit is valid until the receive buffer (UDR0) is read. The FEN bit is zero when the stop bit of received data is one. Always set this bit to zero when writing to UCSR0A.

This bit is reserved in Master SPI Mode (MSPIM).

Bit 3 – DOR0: Data OverRun

This bit is set if a Data OverRun condition is detected. A Data OverRun occurs when the receive buffer is full (two characters), it is a new character waiting in the Receive Shift Register, and a new start bit is detected. This bit is valid until the receive buffer (UDR0) is read. Always set this bit to zero when writing to UCSR0A.

This bit is reserved in Master SPI Mode (MSPIM).

Bit 2 – UPE0: USART Parity Error

This bit is set if the next character in the receive buffer had a Parity Error when received and the Parity Checking was enabled at that point (UPM01 = 1). This bit is valid until the receive buffer (UDR0) is read. Always set this bit to zero when writing to UCSR0A.

This bit is reserved in Master SPI Mode (MSPIM).

Bit 1 – U2X0: Double the USART Transmission Speed

This bit only has effect for the asynchronous operation. Write this bit to zero when using synchronous operation.

Writing this bit to one will reduce the divisor of the baud rate divider from 16 to 8 effectively doubling the transfer rate for asynchronous communication.

This bit is reserved in Master SPI Mode (MSPIM).

Bit 0 – MPCM0: Multi-processor Communication Mode

This bit enables the Multi-processor Communication mode. When the MPCMn bit is written to one, all the incoming frames received by the USART Receiver that do not contain address information will be ignored. The Transmitter is unaffected by the MPCM0 setting. Refer to [Multi-Processor Communication Mode](#) for details.

This bit is reserved in Master SPI Mode (MSPIM).

32. Electrical Characteristics

32.1. Absolute Maximum Ratings

Table 32-1. Absolute Maximum Ratings

Operating Temperature	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on any Pin except RESET with respect to Ground	-0.5V to V _{CC} +0.5V
Voltage on RESET with respect to Ground	-0.5V to +13.0V
Maximum Operating Voltage	6.0V
DC Current per I/O Pin	40.0mA
DC Current V _{CC} and GND Pins	200.0mA

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

32.2. Common DC Characteristics

Table 32-2. Common DC characteristics T_A = -40°C to 105°C, V_{CC} = 1.8V to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V _{IL}	Input Low Voltage, except XTAL1 and RESET pin	V _{CC} = 1.8V - 2.4V	-0.5	0.2V _{CC} ⁽¹⁾	V	
		V _{CC} = 2.4V - 5.5V	-0.5	0.3V _{CC} ⁽¹⁾		
V _{IH}	Input High Voltage, except XTAL1 and RESET pins	V _{CC} = 1.8V - 2.4V	0.7V _{CC} ⁽²⁾	V _{CC} + 0.5	V	
		V _{CC} = 2.4V - 5.5V	0.6V _{CC} ⁽²⁾	V _{CC} + 0.5		
V _{IL1}	Input Low Voltage, XTAL1 pin	V _{CC} = 1.8V - 5.5V	-0.5	0.1V _{CC} ⁽¹⁾	V	
V _{IH1}	Input High Voltage, XTAL1 pin	V _{CC} = 1.8V - 2.4V	0.8V _{CC} ⁽²⁾	V _{CC} + 0.5	V	
		V _{CC} = 2.4V - 5.5V	0.7V _{CC} ⁽²⁾	V _{CC} + 0.5		
V _{IL2}	Input Low Voltage, RESET pin	V _{CC} = 1.8V - 5.5V	-0.5	0.1V _{CC} ⁽¹⁾	V	
V _{IH2}	Input High Voltage, RESET pin	V _{CC} = 1.8V - 5.5V	0.9V _{CC} ⁽²⁾	V _{CC} + 0.5	V	
V _{IL3}	Input Low Voltage, RESET pin as I/O	V _{CC} = 1.8V - 2.4V	-0.5	0.2V _{CC} ⁽¹⁾	V	
		V _{CC} = 2.4V - 5.5V	-0.5	0.3V _{CC} ⁽¹⁾		

Offset	Name	Bit Pos.						
0x89	OCR1AH	7:0				OCR1AH[7:0]		
0x8A	OCR1BL	7:0				OCR1BL[7:0]		
0x8B	OCR1BH	7:0				OCR1BH[7:0]		
0x8C ... 0xAF	Reserved							
0xB0	TCCR2A	7:0	COM2A1	COM2A0	COM2B1	COM2B0		WGM21
0xB1	TCCR2B	7:0	FOC2A	FOC2B			WGM22	CS2[2:0]
0xB2	TCNT2	7:0			TCNT2[7:0]			
0xB3	OCR2A	7:0			OCR2A[7:0]			
0xB4	OCR2B	7:0			OCR2B[7:0]			
0xB5	Reserved							
0xB6	ASSR	7:0		EXCLK	AS2	TON2UB	OCR2AUB	OCR2BUB
0xB7	Reserved						TCR2AUB	TCR2BUB
0xB8	TWBR	7:0	TWBR7	TWBR6	TWBR5	TWBR4	TWBR3	TWBR2
0xB9	TWSR	7:0	TWS4	TWS3	TWS2	TWS1	TWS0	TWPS1
0xBA	TWAR	7:0	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1
0xBB	TWDR	7:0	TWD7	TWD6	TWD5	TWD4	TWD3	TWD2
0xBC	TWCR	7:0	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN
0xBD	TWAMR	7:0	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1
0xBE ... 0xBF	Reserved							
0xC0	UCSR0A	7:0	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0
0xC1	UCSR0B	7:0	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02
0xC2	UCSR0C	7:0	UMSEL01	UMSEL00	UPM01	UPM00	USB0	UCSZ01 / UDORD0
0xC3	Reserved							UCPHAO
0xC4	UBRR0L	7:0				UBRR0[7:0]		
0xC5	UBRR0H	7:0					UBRR0[3:0]	
0xC6	UDR0	7:0				TXB / RXB[7:0]		

35.1. Note

- For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVR, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega328/P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For

12 Hoja de datos TM1637



LED Drive Control Special Circuit TM1637


Features description

TM1637 is a kind of LED (light-emitting diode display) drive control special circuit with keyboard scan interface and it's internally integrated with MCU digital interface, data latch, LED high pressure drive and keyboard scan. This product is in DIP20/SOP20 package type with excellent performance and high quality, which is mainly applicable to the display drive of induction cooker, micro-wave oven and small household electrical appliance.

Function features

- Applied power CMOS technique
- The display mode (8 segments*6 bit) supports output by common anode LED.
- Keyboard scan (8×2bit), with enhanced identification circuit with anti-interference keys
- Luminance adjustment circuit (adjustable 8 duty ratio)
- Two-wire serial interface (CLK, DIO)
- Oscillating type: Built-in RC oscillator
- Built-in power-on reset circuit
- Built-in automatic blanking circuit
- Package type: DIP20/SOP20

Pin information



**TITAN MICRO™
ELECTRONICS** LED Drive Control Special Circuit **TM1637**


Pin functions

Symbols	Pin name	Pin No.	Description
DIO	Data input/output	17	It is used for serial data input and output. The input data has a low level fluctuation while high level transfer at SCLK. Once one bit is transferred, one ACK is generated at failing edge of the 8 th clock inside the chip.
CLK	Clock input	18	It is used for data input and output at rising edge.
K1~K2	Data input by keyboard scan	19-20	Inputting the pin data here and it will be latched when the display cycle is over.
SG1~SG8	Output (segment)	2-9	Segment Output (also keyboard scan) and N-channel open drain output
GRID6-GRID1	Output (bit)	10-15	Bit output and P-channel open drain output
VDD	Logic Supply	16	Anode power connection
GND	logic ground	1	Grounding connection

Electrostatic discharge led by much static at dry weather or environment could damage the integrated circuit. TITAN MICRO ELECTRONICS suggests you to take every measure to protect integrated circuit. ESD damage or decreased performance by inappropriate operation or welding could lead to chip failure.

Read the key scan data

Key scan matrix of 8×2bit is shown as the following:



When a key is pressed, the key scan data is as follows: (Where low level is forward and high level is backward, 1110_1111 stands for 0xF7).

	SG1	SG2	SG3	SG4	SG5	SG6	SG7	SG8
K1	1110_1111	0110_1111	1010_1111	0010_1111	1100_1111	0100_1111	1000_1111	0000_1111
K2	1111_0111	0111_0111	1011_0111	0011_0111	1101_0111	0101_0111	1001_0111	0001_0111

Note: Where there is no key pressed down, the key read data should be 1111_1111 with forward low level and backward high level. Since strong interference exists in the use of kitchen appliances, such as induction cooker, negative edge trigger mode was applied in TM1637 to avoid mistake trigger, which is also the called "key jumping". TM 1637 doesn't support combined key pressing.

**TITAN MICRO™
ELECTRONICS** LED Drive Control Special Circuit **TM1637**

Display register address


Stored data in the register is transferred to the TM1637 from outside elements by serial interface, with 6 bytes units of address from COH to C5H in correspondence with the LED lights connected with SEG pin and GRID pin on the chip. LED data is displayed from low level to high level in respect of display address, and should be operated from low level to high level in respect of data bytes.

SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	SEG8
xxHL (low four bits)				xxHU(high four bits)			
B0	B1	B2	B3	B4	B5	B6	B7
C0HL				C0HU			
C1HL				C1HU			
C2HL				C2HU			
C3HL				C3HU			
C4HL				C4HU			
C5HL				C5HU			

Interface interpretation

Microprocessor data realize the communication with TM1637 by means of two-wire bus interface (Note: The communication method is not equal to I2C bus protocol totally because there is no slave address). When data is input, DIO signal should not change for high level CLK and DIO signal should change for low level CLK signal. When CLK is a high level and DIO changes from high to low level, data input starts. When CLK is a high level and DIO changes from low level to high level, data input ends.


TM1637 data transfer carries with answering signal ACK. For a right data transfer, an answering signal ACK is generated inside the chip to lower the DIO pin at the failing edge of the 8th clock. DIO interface wire is released at the end of the 9th clock.

1、Command data transfer is as follows (Reading Key Data Timing)

Command: command to read the keys; Key information coding consists of S0, S1, S2, K1 and K2. SGN coding consists of S0, S1, and S2. K1 and K2 are coding for K1 key and K2 key. The key should be read from low level to high level and the clock frequency should be less than 250K.


**TITAN MICRO™
ELECTRONICS** LED Drive Control Special Circuit **TM1637**

2、 Write SRAM data in address auto increment 1 mode.



Command1: Set data
Command2: Set address
Data1~N: Transfer display data
Command3: Control display

3、 Write SRAM data in a fixed address mode



Command1: Set data
Command2: Set data
Data1~N: Transfer display data
Command3: Control display

Data command

Command is used to set the display mode and the LED driver status.

The first byte input from DIO at CLK falling edge acts as a command. The highest B7 and B6 bytes after decoding are used to distinguish different commands.

B7	B6	Command
0	1	Data command setting
1	0	Display and control command setting
1	1	Address command setting

When STOP command is sent during command or data transfer, serial communication is initialized and command or data transferring becomes invalid (Command or data transferred before remain effective.).

1、 Data command setting

This command is to set data write and data read. 01 and 11 are not permitted to set for B1 and B0 bits.

MSB								LSB								
B7	B6	B5	B4	B3	B2	B1	B0	Function	Description							
0	1	Zero should be inserted for irrelevant items.			0	0	Data write and read mode setting	Write data to display register								
0	1				1	0		Read key scan data								
0	1			0			Address adding mode setting	Automatic address adding								
0	1			1				Fix address								
0	1		0				Test mode setting (for internal)	Normal mode								
0	1		1					Test mode								

**TITAN MICRO™
ELECTRONICS** LED Drive Control Special Circuit **TM1637**

2、 Address command setting

MSB								LSB								
B7	B6	B5	B4	B3	B2	B1	B0	Display address								
1	1	Zero should be inserted for irrelevant items.			0	0	0	C0H								
1	1				0	0	1	C1H								
1	1				0	0	1	C2H								
1	1				0	0	1	C3H								
1	1				0	1	0	C4H								
1	1				0	1	0	C5H								

The command is used to set the display register address. If the address is set as C6H or a higher one, the data will be ignored until effective address is set. Once electrified, the default address is C0H.


3、 Display control

MSB								LSB								
B7	B6	B5	B4	B3	B2	B1	B0	Function	Description							
1	0	Zero should be inserted for irrelevant items.				0	0	Setting of extinction number	1/16	Pulse width is set as 1/16.						
1	0					0	0		2/16	Pulse width is set as 2/16						
1	0					0	1		4/16	Pulse width is set as 4/16						
1	0					0	1		10/16	Pulse width is set as 10/16						
1	0					1	0		11/16	Pulse width is set as 11/16						
1	0					1	0		12/16	Pulse width is set as 12/16						
1	0					1	1	Display switch setting	13/16	Pulse width is set as 13/16						
1	0					1	1		14/16	Pulse width is set as 14/16						
1	0					0		Display switch setting	Display OFF							
1	0					1			Display ON							

**TITAN MICRO™
ELECTRONICS** LED Drive Control Special Circuit TM1637


Program flow chart

1、Flow chart of program using address auto increment 1 mode



**TITAN MICRO™
ELECTRONICS** LED Drive Control Special Circuit TM1637

2、Flow chart of program design using fixed address






LED Drive Control Special Circuit TM1637

Hardware connection drawing

Nixie tube in circuit diagram is common anode one.



Note: 1. filtering capacitor between VDD and GND should be arranged on PCB plate as close to TM1637 chip as possible to strengthen filtering effect.

2. 100pF capacitor connected to the DIO, CLK communication port pull-up and pull-down can reduce interference to radio communications port.

3. Since blue-ray nixie tube break over step-down voltage is 3V, TM1637 power supply should be 5V.



LED Drive Control Special Circuit TM1637

Electrical parameter

1、 Limit parameter ($T_a = 25^\circ\text{C}$, $V_{ss} = 0 \text{ V}$)

Parameters	Symbol	Range	Unit
Logic power supply voltage	VDD	-0.5 ~+7.0	V
Logic input voltage	VIH	-0.5 ~ VDD + 0.5	V
LED and SEG drive sink current	IO1	50	mA
LED and GRID drive source current	IO2	200	mA
Power loss	PD	400	mW
Work temperature	Topt	-40 ~ +85	°C
Storage temperature	Tstg	-65 ~+150	°C

2、 Normal working range ($T_a = -40\sim+85^\circ\text{C}$, $V_{ss} = 0 \text{ V}$)

Parameters	Symbol	Minimu m	Typical	Maximu m	Unit	Test condition
Logic power supply voltage	VDD		5		V	-
High-level input voltage	VIH	0.7 VDD	-	VDD	V	-
Low-level input voltage	VIL	0	-	0.3 VDD	V	-

3、 Electrical character ($T_a = -40\sim+85^\circ\text{C}$, $VDD = 4.5\sim5.5 \text{ V}$, $V_{ss} = 0 \text{ V}$)

Parameters	Symbol	Minim um	Typic al	Maxi mum	Unit	Test condition
GRID drive source current	loh1	80	120	180	mA	GRID1~GRID6, $V_o = vdd-2\text{V}$
	loh2	80	140	200	mA	GRID1~GRID6, $V_o = vdd-3\text{V}$
SEG drive sink current	IOL1	20	30	50	mA	SEG1~SEG8 $V_o=0.3\text{V}$
DOUT pin output low current	Idout	4	-	-	mA	$V_o = 0.4\text{V}$, dout
High-level output current tolerance	Itolsg	-	-	5	%	$V_o = VDD - 3\text{V}$, GRID1~GRID6
Output pull down resistor	RL		10		KΩ	K1~K2



LED Drive Control Special Circuit TM1637

Input current	II	-	-	± 1	μA	VI = VDD / VSS
High-level input voltage	VIH	0.7 VDD	-	V		CLK, DIN
Low-level input voltage	VIL	-	-	0.3 VDD	V	CLK, DIN
Lagging voltage	VH	-	0.35	-	V	CLK, DIN
dynamic current loss	IDDdyn	-	-	5	mA	Non-loaded, display OFF

4. Switching character ($T_a = -40 - +85^\circ\text{C}$, $VDD = 4.5 - 5.5 \text{ V}$, $Vss = 0 \text{ V}$)


Parameters	Symbol	Minim um	Typical	Maxi mum	Unit	Test condition
oscillation frequency	fosc	-	450	-	KHz	
Transmission delay time	tPLZ	-	-	300	ns	CLK \rightarrow DIO CL = 15pF, RL = 10K Ω
	tPZL	-	-	100	ns	
Rise time	TTZH 1	-	-	2	μs	CL = 300pF GRID1 ~ GRID6 SEG1 ~ SEG8
	TTZH 2	-	-	0.5	μs	
Fall time	TTHZ	-	-	120	μs	CL = 300pF, Segn, Gridn
Maximum clock frequency	Fmax	-	-	500	KHz	占空比50% 50% duty ratio
Input capacitance	CI	-	-	15	pF	-

5. Timing character ($T_a = -40 - +85^\circ\text{C}$, $VDD = 4.5 - 5.5 \text{ V}$, $Vss = 0 \text{ V}$)

Parameters	Symbol	Minimu m	Typical	Maximu m	Unit	Test condition
Clock pulse width	PWCLK	400	-	-	ns	-
Data setup time	tSETUP	100	-	-	ns	-
Data hold time	tHOLD	100	-	-	ns	-
Waiting time	tWAIT	1	-	-	μs	CLK $\uparrow \rightarrow$ CLK \downarrow



LED Drive Control Special Circuit TM1637





Symbol	Unit: mm		
	Minimum	Typical value	Maximum value
A	3.71	4.00	4.31
A1	0.50	0.60	0.80
A2	3.20	3.40	3.60
B	0.33	0.45	0.53
B1	1.525(TYP)		
C	0.20	0.28	0.36
D	25.70	26.00	26.54
E	6.20	6.40	6.75
E1	7.32	7.78	8.25
e	2.54(TYP)		
L	3.00	3.30	3.60
E2	8.20	8.70	9.10
B2	0.87	1.02	1.17



LED Drive Control Special Circuit TM1637

SOP20



Symbol	Dimensions In Millimeters			Dimensions In Inches		
	Min	Nom	Max	Min	Nom	Max
A	2.15	2.35	2.55	0.085	0.093	0.100
A1	0.05	0.15	0.25	0.002	0.006	0.010
b	—	0.40	—	—	0.016	—
C	—	0.25	—	—	0.010	—
D	12.40	12.70	13.00	0.488	0.500	0.512
E	7.40	7.65	7.90	0.291	0.301	0.311
e	—	1.27	—	—	0.050	—
H	10.15	10.45	10.75	0.400	0.411	0.423
K	—	0.50	—	—	0.020	—
L	0.60	0.80	1.00	0.024	0.031	0.039
α	0°	—	8°	0°	—	8°
β	—	45°	—	—	45°	—

All specs and applications shown above subject to change without prior notice.

13 Datos relevantes FT232R



FT232R USB UART IC Datasheet
Version 2.13
Document No.: FT_000053 Clearance No.: FTDI# 38

Future Technology Devices International Ltd. FT232R USB UART IC



The FT232R is a USB to serial UART interface with the following advanced features:

- Single chip USB to asynchronous serial data transfer interface.
- Entire USB protocol handled on the chip. No USB specific firmware programming required.
- Fully integrated 1024 bit EEPROM storing device descriptors and CBUS I/O configuration.
- Fully integrated USB termination resistors.
- Fully integrated clock generation with no external crystal required plus optional clock output selection enabling a glue-less interface to external MCU or FPGA.
- Data transfer rates from 300 baud to 3 Mbaud (RS422, RS485, RS232) at TTL levels.
- 128 byte receive buffer and 256 byte transmit buffer enabling buffer smoothing technology to allow for high data throughput.
- FTDI's royalty-free Virtual Com Port (VCP) and Direct (D2XX) drivers eliminate the requirement for USB driver development in most cases.
- Unique USB FT232R ID™ feature.
- Configurable CBUS I/O pins.
- Transmit and receive LED drive signals.
- UART interface support for 7 or 8 data bits, 1 or 2 stop bits and odd / even / mark / space / no parity.
- Available in compact Pb-free 28 Pin SSOP and QFN-32 packages (both RoHS compliant).

Neither the whole nor any part of the information contained in, or the product described in this manual, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. This product and its documentation are supplied on an as-is basis and no warranty as to their suitability for any particular purpose is either made or implied. Future Technology Devices International Ltd will not accept any claim for damages however arising as a result of use or failure of this product. Your statutory rights are not affected. This product or any variant of it is not intended for use in any medical appliance, device or system in which the failure of the product might reasonably be expected to result in personal injury. This document provides preliminary information that may be subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow G41 1HH United Kingdom. Scotland Registered Company Number: SC136640



1 Typical Applications

- USB to RS232/RS422/RS485 Converters
- Upgrading Legacy Peripherals to USB
- Cellular and Cordless Phone USB data transfer cables and interfaces
- Interfacing MCU/PLD/FPGA based designs to USB
- USB Audio and Low Bandwidth Video data transfer
- PDA to USB data transfer
- USB Smart Card Readers
- USB Instrumentation
- USB Industrial Control
- USB MP3 Player Interface
- USB FLASH Card Reader and Writers
- Set Top Box PC - USB interface
- USB Digital Camera Interface
- USB Hardware Modems
- USB Wireless Modems
- USB Bar Code Readers
- USB Software and Hardware Encryption Dongles

1.1 Driver Support

Royalty free VIRTUAL COM PORT (VCP) DRIVERS for...

- Windows 10 32,64-bit
- Windows 8/8.1 32,64-bit
- Windows 7 32,64-bit
- Windows Vista and Vista 64-bit
- Windows XP and XP 64-bit
- Windows 98, 98SE, ME, 2000, Server 2003, XP, Server 2008 and server 2012 R2
- Windows XP Embedded
- Windows CE 4.2, 5.0 and 6.0
- Mac OS 8/9, OS-X
- Linux 2.4 and greater
- Android(J2xx)
- Windows 10 32,64-bit
- Windows 8/8.1 32,64-bit
- Windows 7 32,64-bit
- Windows Vista and Vista 64-bit
- Windows XP and XP 64-bit
- Windows 98, 98SE, ME, 2000, Server 2003, XP, Server 2008 and server 2012 R2
- Windows XP Embedded
- Windows CE 4.2, 5.0 and 6.0
- Linux 2.4 and greater
- Android(J2xx)

The drivers listed above are all available to download for free from FTDI website (www.ftdichip.com). Various 3rd party drivers are also available for other operating systems - see FTDI website (www.ftdichip.com) for details.

For driver installation, please refer to <http://www.ftdichip.com/Documents/InstallGuides.htm>



3 Device Pin Out and Signal Description

3.1 28-LD SSOP Package




Figure 3.1 SSOP Package Pin Out and Schematic Symbol

3.2 SSOP Package Pin Out Description

Note: The convention used throughout this document for active low signals is the signal name followed by #

Pin No.	Name	Type	Description
15	USBDP	I/O	USB Data Signal Plus, incorporating internal series resistor and 1.5kΩ pull up resistor to 3.3V.
16	USBDM	I/O	USB Data Signal Minus, incorporating internal series resistor.

Table 3.1 USB Interface Group

Pin No.	Name	Type	Description
4	VCCIO	PWR	+1.8V to +5.25V supply to the UART Interface and CBUS group pins (1...3, 5, 6, 9...14, 22, 23). In USB bus powered designs connect this pin to 3V3OUT pin to drive out at +3.3V levels, or connect to VCC to drive out at 5V CMOS level. This pin can also be supplied with an external +1.8V to +2.8V supply in order to drive outputs at lower levels. It should be noted that in this case this supply should originate from the same source as the supply to VCC. This means that in bus powered designs a regulator which is supplied by the +5V on the USB bus should


**FT232R USB UART IC Datasheet
Version 2.13**

Document No.: FT_000053 Clearance No.: FTDI# 38

5.2 DC Characteristics

DC Characteristics (Ambient Temperature = -40°C to +85°C)

Parameter	Description	Minimum	Typical	Maximum	Units	Conditions
VCC1	VCC Operating Supply Voltage	4.0	---	5.25	V	Using Internal Oscillator
VCC1	VCC Operating Supply Voltage	3.3	---	5.25	V	Using External Crystal
VCC2	VCCIO Operating Supply Voltage	1.8	---	5.25	V	
Icc1	Operating Supply Current	---	15	---	mA	Normal Operation
Icc2	Operating Supply Current	50	70	100	µA	USB Suspend
3V3	3.3v regulator output	3.0	3.3	3.6	V	

Table 5.2 Operating Voltage and Current

Parameter	Description	Minimum	Typical	Maximum	Units	Conditions
Voh	Output Voltage High	3.2	4.1	4.9	V	I source = 2mA
Vol	Output Voltage Low	0.3	0.4	0.6	V	I sink = 2mA
Vin	Input Switching Threshold	1.0	1.2	1.5	V	**
VHys	Input Switching Hysteresis	20	25	30	mV	**

Table 5.3 UART and CBUS I/O Pin Characteristics (VCCIO = +5.0V, Standard Drive Level)


Parameter	Description	Minimum	Typical	Maximum	Units	Conditions
Voh	Output Voltage High	2.2	2.7	3.2	V	I source = 1mA
Vol	Output Voltage Low	0.3	0.4	0.5	V	I sink = 2mA
Vin	Input Switching Threshold	1.0	1.2	1.5	V	**
VHys	Input Switching Hysteresis	20	25	30	mV	**

Table 5.4 UART and CBUS I/O Pin Characteristics (VCCIO = +3.3V, Standard Drive Level)


14 Hoja de datos LM393



Order this document by LM393/D

**LM393, LM393A,
LM293, LM2903,
LM2903V**
**SINGLE SUPPLY, LOW POWER
DUAL COMPARATORS**
SEMICONDUCTOR
TECHNICAL DATA
Representative Schematic Diagram

(Diagram shown is for 1 comparator)


ORDERING INFORMATION

Device	Operating Temperature Range	Package
LM293D	T _A = -25° to +85°C	SO-8
LM393D	T _A = 0° to +70°C	SO-8
LM393AN,N		Plastic DIP
LM2903D	T _A = -40° to +105°C	SO-8
LM2903N		Plastic DIP
LM2903VD	T _A = -40° to +105°C	SO-8
LM2903VN		Plastic DIP

LM393, LM393A, LM293, LM2903, LM2903V**MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	+36 or ± 18	Vdc
Input Differential Voltage Range	V _{IDR}	36	Vdc
Input Common Mode Voltage Range	V _{ICR}	-0.3 to +36	Vdc
Output Short Circuit-to-Ground	I _{SC}	Continuous	mA
Output Sink Current (Note 1)	I _{Sink}	20	
Power Dissipation @ T _A = 25°C Derate above 25°C	P _D 1/R _{θJA}	570 5.7	mW mW/°C
Operating Ambient Temperature Range LM293 LM393, 393A LM2903 LM2903V	T _A	-25 to +85 0 to +70 -40 to +105 -40 to +125	°C
Maximum Operating Junction Temperature LM393, 393A, 2903, LM2903V LM293	T _{J(max)}	125 150	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 Vdc, T_{low} ≤ T_A ≤ T_{high},* unless otherwise noted.)

Characteristic	Symbol	LM393A			Unit
		Min	Typ	Max	
Input Offset Voltage (Note 2) T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	V _{IO}	– –	±1.0 –	±2.0 4.0	mV
Input Offset Current T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	I _{IO}	– –	±50 –	±50 ±150	nA
Input Bias Current (Note 3) T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	I _{IB}	– –	25 –	250 400	nA
Input Common Mode Voltage Range (Note 4) T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	V _{ICR}	0 0	– –	V _{CC} –1.5 V _{CC} –2.0	V
Voltage Gain R _L ≥ 15 kΩ, V _{CC} = 15 Vdc, T _A = 25°C	A _{VOL}	50	200	–	V/mV
Large Signal Response Time V _{in} = TTL Logic Swing, V _{ref} = 1.4 Vdc V _{RL} = 5.0 Vdc, R _L = 5.1 kΩ, T _A = 25°C	–	–	300	–	ns
Response Time (Note 5) V _{RL} = 5.0 Vdc, R _L = 5.1 kΩ, T _A = 25°C	t _{TLH}	–	1.3	–	μs
Input Differential Voltage (Note 6) All V _{in} ≥ Gnd or V– Supply (if used)	V _{ID}	–	–	V _{CC}	V
Output Sink Current V _{in} ≥ 1.0 Vdc, V _{in+} = 0 Vdc, V _O ≤ 1.5 Vdc, T _A = 25°C	I _{Sink}	6.0	16	–	mA
Output Saturation Voltage V _{in} ≥ 1.0 Vdc, V _{in+} = 0 Vdc, I _{Sink} ≤ 4.0 mA, T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	V _{OL}	– –	150 –	400 700	mV

* T_{low} = 0°C, T_{high} = +70°C for LM393/393ANOTES: 1. The maximum output current may be as high as 20 mA, independent of the magnitude of V_{CC}, output short circuits to V_{CC} can cause excessive heating and eventual destruction.2. At output switch point, V_O = 1.4 Vdc, R_S = 0.2 Ω with V_{CC} from 5.0 Vdc to 30 Vdc, and over the full input common mode range (0 V to V_{CC} = –1.5 V).

3. Due to the PNP transistor inputs, bias current will flow out of the inputs. This current is essentially constant, independent of the output state, therefore, no loading changes will exist on the input lines.

4. Input common mode of either input should not be permitted to go more than 0.3 V negative of ground or minus supply. The upper limit of common mode range is V_{CC} – 1.5 V.

5. Response time is specified with a 100 mV step and 5.0 mV of overdrive. With larger magnitudes of overdrive faster response times are obtainable.

6. The comparator will exhibit proper output state if one of the inputs becomes greater than V_{CC}, the other input must remain within the common mode range. The low input state must not be less than –0.3 V of ground or minus supply.**LM393, LM393A, LM293, LM2903, LM2903V****ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 Vdc, T_{low} ≤ T_A ≤ T_{high},* unless otherwise noted.)**

Characteristic	Symbol	LM393A			Unit
		Min	Typ	Max	
Output Leakage Current V _{in} = 0 V, V _{in+} ≥ 1.0 Vdc, V _O = 5.0 Vdc, T _A = 25°C V _{in} = 0 V, V _{in+} ≥ 1.0 Vdc, V _O = 30 Vdc, T _{low} ≤ T _A ≤ T _{high}	I _{OL}	– –	0.1 –	– 1.0	µA
Supply Current R _L = ∞ Both Comparators, T _A = 25°C R _L = ∞ Both Comparators, V _{CC} = 30 V	I _{CC}	– –	0.4 1.0	1.0 2.5	mA

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 Vdc, T_{low} ≤ T_A ≤ T_{high}, unless otherwise noted.)

Characteristic	Symbol	LM392, LM393			LM2903, LM2903V			Unit
		Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage (Note 2) T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	V _{IO}	– –	±1.0 –	±5.0 9.0	– –	±2.0 9.0	±7.0 15	mV
Input Offset Current T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	I _{IO}	– –	±50 –	±50 ±150	– –	±5.0 ±50	±50 ±200	nA
Input Bias Current (Note 3) T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	I _{IB}	– –	25 –	250 400	– –	25 200	250 500	nA
Input Common Mode Voltage Range (Note 3) T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	V _{ICR}	0 0	– –	V _{CC} –1.5 V _{CC} –2.0	0 0	– –	V _{CC} –1.5 V _{CC} –2.0	V
Voltage Gain R _L ≥ 15 kΩ, V _{CC} = 15 Vdc, T _A = 25°C	A _{VOL}	50	200	–	25	200	–	V/mV
Large Signal Response Time V _{in} = TTL Logic Swing, V _{ref} = 1.4 Vdc V _{RL} = 5.0 Vdc, R _L = 5.1 kΩ, T _A = 25°C	–	–	300	–	–	300	–	ns
Response Time (Note 5) V _{RL} = 5.0 Vdc, R _L = 5.1 kΩ, T _A = 25°C	t _{TLH}	–	1.3	–	–	1.5	–	μs
Input Differential Voltage (Note 6) All V _{in} ≥ Gnd or V– Supply (if used)	V _{ID}	–	–	V _{CC}	–	–	V _{CC}	V
Output Sink Current V _{in} ≥ 1.0 Vdc, V _{in+} = 0 Vdc, V _O ≤ 1.5 Vdc T _A = 25°C	I _{Sink}	6.0	16	–	6.0	16	–	mA
Output Saturation Voltage V _{in} ≥ 1.0 Vdc, V _{in+} = 0 Vdc, I _{Sink} ≤ 4.0 mA, T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	V _{OL}	– –	150 700	400 –	– 200	400 700	–	mV
Output Saturation Current V _{in} = 1.4 Vdc, V _{in+} = 0 Vdc, I _{Sink} ≤ 4.0 mA, T _A = 25°C T _{low} ≤ T _A ≤ T _{high}	I _{OL}	– –	0.1 –	– 1000	– –	0.1 1000	–	nA
Supply Current R _L = ∞ Both Comparators, T _A = 25°C R _L = ∞ Both Comparators, V _{CC} = 30 V	I _{CC}	– –	0.4 2.5	1.0 –	– –	0.4 2.5	1.0 2.5	mA

* T_{low} = 0°C, T_{high} = +70°C for LM393/393ALM293 T_{low} = –25°C, T_{high} = +65°CLM2903 T_{low} = –40°C, T_{high} = +105°CLM2903V T_{low} = –40°C, T_{high} = +125°CNOTES: 4. At output switch point, V_O = 1.4 Vdc, R_S = 0 Ω with V_{CC} from 5.0 Vdc to 30 Vdc, and over the full input common mode range (0 V to V_{CC} = –1.5 V). Due to the PNP transistor inputs, bias current will flow out of the inputs. This current is essentially constant, independent of the output state, therefore, no loading changes will exist on the input lines.

5. Response time is specified with a 100 mV step and 5.0 mV of overdrive. With larger magnitudes of overdrive faster response times are obtainable.

6. The comparator will exhibit proper output state if one of the inputs becomes greater than V_{CC}, the other input must remain within the common mode range. The low input state must not be less than –0.3 V of ground or minus supply.

LM393, LM393A, LM293, LM2903, LM2903V

LM293/393,A

Figure 1. Input Bias Current versus Power Supply Voltage




Figure 3. Output Saturation Voltage versus Output Sink Current





Figure 5. Power Supply Current versus Power Supply Voltage



LM2903

Figure 2. Input Bias Current versus Power Supply Voltage




Figure 4. Output Saturation Voltage versus Output Sink Current





Figure 6. Power Supply Current versus Power Supply Voltage


**LM393, LM393A, LM293, LM2903, LM2903V**
APPLICATIONS INFORMATION

These dual comparators feature high gain, wide bandwidth characteristics. This gives the device oscillation tendencies if the outputs are capacitively coupled to the inputs via stray capacitance. This oscillation manifests itself during output transitions (V_{OL} to V_{OH}). To alleviate this situation, input resistors $< 10\text{ k}\Omega$ should be used.

The addition of positive feedback ($< 10\text{ mV}$) is also recommended. It is good design practice to ground all unused pins.

Differential input voltages may be larger than supply voltage without damaging the comparator's inputs. Voltages more negative than -0.3 V should not be used.

Figure 7. Zero Crossing Detector (Single Supply)




D1 prevents input from going negative by more than 0.6 V.

$$\begin{aligned} R1 + R2 &= R3 \\ R3 &\leq \frac{R5}{10} \end{aligned}$$

for small error in zero crossing.

Figure 8. Zero Crossing Detector (Split Supply)



$$V_{in(\min)} \approx 0.4\text{ V peak for } 1\% \text{ phase distortion } (\Delta\Theta).$$

Figure 9. Free-Running Square-Wave Oscillator





Figure 10. Time Delay Generator



"ON" for $t \geq t_0 + \Delta t$

$$\Delta t = RC \ell \ln \left(\frac{V_{ref}}{V_{CC}} \right)$$






Figure 11. Comparator with Hysteresis



$$R_S = R1 || R2$$

$$V_{lh1} = V_{ref} + \frac{(V_{CC} - V_{ref}) R1}{R1 + R2 + R_L}$$

$$V_{lh2} = V_{ref} - \frac{(V_{ref} - V_{O \text{ Low}}) R1}{R1 + R2}$$

LM393, LM393A, LM293, LM2903, LM2903V**OUTLINE DIMENSIONS**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036, 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609
INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,
3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315


ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

15 Datos relevantes I2C**NXP Semiconductors****UM10204****I²C-bus specification and user manual**

Detection of START and STOP conditions by devices connected to the bus is easy if they incorporate the necessary interfacing hardware. However, microcontrollers with no such interface have to sample the SDA line at least twice per clock period to sense the transition.

3.1.5 Byte format

Every byte put on the SDA line must be eight bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first (see [Figure 6](#)). If a slave cannot receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.

**3.1.6 Acknowledge (ACK) and Not Acknowledge (NACK)**

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. The master generates all clock pulses, including the acknowledge ninth clock pulse.

The Acknowledge signal is defined as follows: the transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse (see [Figure 4](#)). Set-up and hold times (specified in [Section 6](#)) must also be taken into account.

When SDA remains HIGH during this ninth clock pulse, this is defined as the Not Acknowledge signal. The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer. There are five conditions that lead to the generation of a NACK:

1. No receiver is present on the bus with the transmitted address so there is no device to respond with an acknowledge.
2. The receiver is unable to receive or transmit because it is performing some real-time function and is not ready to start communication with the master.
3. During the transfer, the receiver gets data or commands that it does not understand.
4. During the transfer, the receiver cannot receive any more data bytes.
5. A master-receiver must signal the end of the transfer to the slave transmitter.

