

**Politecnico di Torino**  
Scuola di Ingegneria e Architettura

**Sistemi Digitali Integrati**

Prof. Massimo Rou Roch

Prof. Maurizio Zamboni

**Relazione FFT**



**Politecnico  
di Torino**

Federico Cobianchi - 332753  
Onice Mazzi - 359754  
Antonio Telmon - 353781

A.A. 2025/2026

# Indice

<b>1</b>	<b>Introduzione</b>	<b>1</b>
<b>2</b>	<b>Data Flow Diagram</b>	<b>2</b>
2.1	Specifiche sui blocchi operazionali . . . . .	2
2.2	Approccio ASAP . . . . .	2
2.3	Approccio ALAP . . . . .	3
2.4	Approccio scelto . . . . .	4
2.5	Tempo di vita delle variabili . . . . .	5
<b>3</b>	<b>Datapath</b>	<b>6</b>
3.1	ROM Rounding . . . . .	7
<b>4</b>	<b>Control Unit</b>	<b>9</b>
4.1	Comandi e stati . . . . .	9
4.2	Struttura dell'unità di controllo . . . . .	9
4.2.1	Status PLA . . . . .	9
4.2.2	ROM . . . . .	10
4.2.3	datapath . . . . .	10
<b>5</b>	<b>Butterfly e FFT</b>	<b>11</b>
5.1	Butterfly . . . . .	11
5.2	FFT . . . . .	11
<b>6</b>	<b>Appendice - Simulazioni</b>	<b>13</b>
<b>7</b>	<b>Appendice - File VHDL</b>	<b>14</b>
7.1	Sommatore . . . . .	14
7.2	MUX . . . . .	14
7.2.1	MUX 2 . . . . .	14
7.2.2	MUX 3 . . . . .	15
7.3	Sottrattore . . . . .	15
7.4	Moltiplicatore/Shifter . . . . .	16
7.5	ROM rounding . . . . .	17
7.5.1	Blocco ROM rounding . . . . .	17
7.5.2	Test Bench del ROM rounding . . . . .	19
7.5.3	ROM . . . . .	20
7.5.4	Test Bench della ROM . . . . .	22
7.6	Datapath . . . . .	22
7.7	Control Unit . . . . .	31
7.7.1	Datapath . . . . .	31
7.7.2	ROM . . . . .	34
7.7.3	PLA . . . . .	41
7.7.4	Test Bench della Control Unit . . . . .	42
7.8	FFT . . . . .	43
7.8.1	Test Bench della Butterfly singola . . . . .	52

# 1 Introduzione

La FFT (Fast Fourier Transform) è un'operazione fondamentale per tutti i sistemi di elaborazione dei segnali digitali. È utilizzata nelle telecomunicazioni, nell'elaborazione audio e nei sistemi embedded ad alte prestazioni. L'algoritmo FFT si basa sull'operazione butterfly, che è una struttura di manipolazione dei dati che esegue combinazioni lineari di dati complessi mediante somma, sottrazione e moltiplicazione con coefficienti complessi.

Lo scopo di questo progetto è progettare un'unità di elaborazione dedicata per eseguire la Butterfly FFT, utilizzando tecniche di microprogrammazione e considerando vincoli realistici dell'architettura hardware. Più specificamente, questo progetto si occupa della gestione di dati complessi in una rappresentazione frazionaria a complemento a due di 24 bit, dell'uso della Scansione in Virgola Mobile a Blocco Incondizionata per gestire il sovraccarico e dell'implementazione di un datapath ottimizzato dati i vincoli di risorse computazionali limitate e pipeline interna. Il lavoro include la derivazione del diagramma di flusso dei dati dell'algoritmo, l'ottimizzazione del datapath e dell'unità di controllo, la completa descrizione dell'architettura in VHDL e la verifica funzionale attraverso simulazioni. Infine, la Butterfly implementata deve essere utilizzata come blocco di base per l'implementazione e il collaudo di una FFT 16x16, che ne dimostra la validità e la scalabilità della soluzione.

Per creare la singola butterfly sono stati seguiti i seguenti passi:

- Creazione del Data Flow Diagram
- Stima del tempo di vita delle variabili
- Creazione del Datapath
- Creazione della Control Unit (CU)
- Test finali

Data la necessità di utilizzare diversi blocchi logici quali moltiplicatori, sommatore, sottrattori, registri e multiplexer sono state eseguite delle simulazioni intermedie rispetto ai punti appena descritti per facilitare il lavoro di debug. Si è proceduto nel modo descritto in quanto è da preferire rispetto ad un approccio "trial and error" dove tutti i blocchi non vengono testati e si procede solamente al test finale della butterfly. Nel caso fosse stata scelta questa strategia progettuale sarebbe stato pressoché impossibile andare a trovare dove fosse l'errore nel caso si fosse verificato qualche malfunzionamento.

Una volta completata la singola butterfly è stato creato il processore che esegue la FFT unendo tra loro le varie unità necessarie per adempiere alla richiesta finale del progetto. Una volta implementato il tutto il sistema è stato testato nella sua interezza per constatare l'effettivo funzionamento.

## 2 Data Flow Diagram

In questo capitolo si parlerà delle specifiche imposte sui blocchi operazionali. Si andrà a confrontare gli approcci "As Soon As Possible" *ASAP* e "As Late As Possible" *ALAP*. Infine verrà illustrato l'approccio che è stato utilizzato per ottimizzare le tempistiche dell'algoritmo.

### 2.1 Specifiche sui blocchi operazionali

In questo Progetto si supponeva di poter utilizzare per ciascuna Butterfly un unico blocco moltiplicatore. In grado di poter svolgere sia l'operazione di moltiplicazione tra due numeri in ingresso sia come un moltiplicatore per 2 di un dato in ingresso. Le due operazioni sono selezionabili attraverso un segnale di controllo esterno al blocco operatore. Si è supposto che il moltiplicatore avesse due livelli di pipeline, ovvero che il risultato fosse disponibile al registro di uscita dopo 3 colpi di clock. Mentre l'operazione di shift (moltiplicazione per 2) avesse un livello di pipeline, dunque l'uscita sarebbe disponibile dopo 2 colpi di clock. Il blocco moltiplicatore è stato rappresentato in *Fig. 1* con il blocco *verde* e l'operazione di shift è stata rappresentata con il blocco *viola*.

Si è supposto di avere a disposizione un singolo elemento per le operazioni di somma e uno per le sottrazioni. I blocchi sommatore e sottrattore hanno ciascuno un livello di pipeline e sono rappresentati rispettivamente dal blocco *rosso* e *blu*.

Al fine di rappresentare anche l'operazione di ROM Rounding presente alla fine dell'algoritmo è stato deciso di impiegare un colpo di clock per l'operazione di arrotondamento (blocco *azzurro*) e utilizzare successivamente un registro controllato esternamente per mantenere in vita le variabili di uscita della butterfly.




Figura 1: Blocchi elementari del data flow diagram

### 2.2 Approccio ASAP

L'approccio "As Soon As Possible", è un approccio che predilige lo svolgimento delle operazioni non appena si ha disponibilità. Come si può notare in *Fig. 2* sarebbero necessari 6 blocchi moltiplicatori e 2 blocchi sommatore e sottrattore. Questo tipo di schema non ci permette di rispettare dunque la specifica sul numero di blocchi operazionali.




Figura 2: Data Flow Diagram con pproccio ASAP

### 2.3 Approccio ALAP

L'approccio "As Late As Possible", questo approccio predilige lo svolgimento delle operazioni il più tardi possibile. Lo schema riportato in *Fig. 3* mostra come il numero di blocchi operazionali richiesti è inferiore rispetto all'approccio ASAP, infatti vengono utilizzati 2 elementi per ciascun operazione di moltiplicazione, somma, differenza e arrotondamento. Anche in questo caso però non viene rispettato il limite numerico di 1 blocco per Butterfly. Verrà dunque studiato un approccio che ci permetta di rimanere entro le specifiche numeriche.




Figura 3: Data Flow Diagram con approccio ALAP

## 2.4 Approccio scelto

Per ottimizzare le tempistiche dell'algoritmo avendo delle restrizioni sul numero di operatori si è optato per il Data Flow Diagram illustrato in *Fig. 4*. Questo approccio è stato studiato per l'esecuzione dell'algoritmo in modo da avere ad ogni stadio un unico blocco operativo per tipo di operazione, rientrando nelle specifiche imposte sul progetto.




Figura 4: Data flow diagram ottimizzato

2.5 Tempo di vita delle variabili

In Fig. 5 viene illustrato il tempo di vita delle variabili derivato dal Data Flow Diagram che è stato utilizzato. Questo ci è utile per capire quando un segnale deve essere conservato in un determinato registro, da questo possiamo ricavare i segnali, derivanti dalla control unit, per controllare i registri. Nel nostro schema gli unici registri che necessitano un segnale di controllo esterno sono i registri di ingresso e uscita della Butterfly. I registri posizionati tra i blocchi operazionali, dato che sono "vivi" per un solo colpo di clock non hanno bisogno di essere controllati.



Figura 5: Tempo di vita delle variabili

### 3 Datapath

Dopo aver stimato e valutato il tempo di vita delle variabili si è iniziato a progettare il datapath necessario a svolgere tutte le operazioni richieste della CU. Il primo datapath studiato è rappresentato in *Fig. 6*. Come si vede dallo schema non è stato apportato ancora nessun miglioramento volto all'ottimizzazione del numero di BUS e/o al loro parallelismo.

Successivamente si è preso come riferimento il Data Flow Diagram (DFD) e si sono apportate delle migliorie per ciò che concerne l'efficienza dello schema circuitale. Come si vede da *Fig. 7* il register file è stato mantenuto e tutti i segnali che devono entrare all'interno del Datapath passano attraverso di esso. A valle sono stati inseriti dei MUX con lo scopo di selezionare i vari dati da mandare ai blocchi logici. Dal DFD è chiaramente visibile il fatto che i vari segnali, durante il loro tempo di vita, entreranno solo in specifici blocchi logici, risulta perciò superfluo e deleterio avere dei collegamenti (BUS) tra ogni uscita del register file e ogni blocco logico. Dato che l'uscita di un blocco logico potrebbe dover essere riutilizzata in uno step successivo si è fatto uso di registri intermedi che permettono di memorizzare e di riportare il dato in ingresso quando risulta necessario. Ciò è conveniente in quanto, facendo in questo modo, si risparmiano molte scritture su BUS che risultano essere lente e dispendiose in termini energetici. Infine, è stato esplicitato il blocco ROM Rounding che serve per arrotondare.




Figura 6: Schema del datapath iniziale






Figura 7: Schema del datapath finale

### 3.1 ROM Rounding

Come richiesto nella consegna del progetto per avere un'uscita nel formato Q1.23 è necessario fare uso del ROM rounding. Questa tecnica consiste nell'arrotondare gli  $N$  bit in ingresso al blocco arrotondatore con una look-up-table salvata all'interno di una memoria ROM. Per leggere i dati presenti all'interno della memoria sarà necessario fornire all'ingresso un indirizzo. La scelta del numero di bit dell'indirizzo, e conseguentemente del numero di celle della memoria, è una scelta critica per il progetto in quanto un indirizzo di pochi bit consente di avere una memoria piccola (e che quindi richiede poco spazio su Silicio) ma permette un arrotondamento peggiore. Nel caso sia necessario ottenere un arrotondamento più preciso, e quindi con errore minore, allora risulta obbligatorio aumentare il numero di bit di indirizzo per permettere l'indirizzamento di più celle di memoria. Considerando che si volevano salvare 5 bit per riga è stato scelto come numero di bit per l'indirizzo 5. Si riporta di seguito una tabella che mette in relazione il numero di bit dell'indirizzo con il numero di righe del ROM e con il numero di bit totali da memorizzare.

bit indirizzo	righe ROM	bit totali (singola butterfly)	bit totali (FFT)
3	8	24	768
4	14	56	1792
5	32	160	5120
6	64	384	12288

Tabella 1: Relazione tra il numero di bit di indirizzo della ROM, il numero di righe ed il numero totale di bit memorizzati

Bisogna anche considerare il bias e l'errore medio. Avendo come specifica di progetto l'utilizzo del metodo "Round to Nearest Even" si è dovuto scegliere un indirizzo composto da un numero di bit della mantissa e bit di scarto disposti in maniera tale da minimizzare sia il bias che l'errore. Di seguito si riportano i test effettuati:

bit indirizzo	bias	errore
5 (2 Mantissa + 3 Scarto)	-1/16	-4
5 (3 Mantissa + 2 Scarto)	1/16	-1
6 (3 Mantissa + 3 Scarto)	0	-4

Tabella 2: Relazione tra il numero di bit di indirizzo della ROM, il bias e l'errore

Dopo aver considerato tutte le opzioni, sia dal lato di area occupata che dal lato bias/errore, è stato scelto di comporre l'indirizzo della ROM con gli ultimi 3 bit della mantissa (LSB mantissa) e con i primi 2 bit dello scarto (MSB scarto). Si riporta in *Fig. 8* lo schema del ROM rounding implementato. Si può apprezzare la presenza della ROM, un registro posto in ingresso e uno in uscita usati per rendere i dati disponibili sul fronte del clock dato che la ROM è puramente combinatoria e, infine, il parallelismo dei bus espresso col numero di fianco al bus stesso.




Figura 8: Schema del ROM rounding implementato

## 4 Control Unit

La Control Unit è l'unità logica che decide le operazioni da far svolgere al datapath. Come si vede da *Fig. 9* l'intera unità di controllo può essere suddivisa in tre parti: la status PLA, la ROM e un datapath in miniatura utilizzato per far muovere i segnali all'interno del sistema. Data l'importanza di questi tre macro blocchi verranno dedicati successivamente tre paragrafi per la descrizione dettagliata di quest'ultimi.

Si vuole poi porre enfasi sulla stati e sui comandi utilizzati. La scelta della codifica degli stati e dei comandi da utilizzare all'interno della butterfly è fondamentale per un corretto funzionamento del sistema. Per questo motivo si dedicherà un capitolo specifico dove verranno riportati i comandi e gli stati.

### 4.1 Comandi e stati

STATO	CC_VALIDATION	INDIRIZZO
IDLE	0	0000
START	1	0001
M <sub>1</sub> , SH <sub>0</sub>	0	0010
M <sub>1</sub> , SH <sub>1</sub>	0	0011
M <sub>2</sub>	1	0100
M <sub>3</sub>	0	0101
M <sub>4</sub> , S <sub>1</sub>	1	0110
S <sub>2</sub>	0	0111
M <sub>5</sub> , D <sub>1</sub>	1	1000
M <sub>6</sub> , S <sub>3</sub>	0	1001
D <sub>2</sub> , SH <sub>1</sub>	1	1010
D <sub>3</sub> , SH <sub>2</sub>	0	1011
SH <sub>3</sub>	1	1100
SH <sub>4</sub>	0	1101
DONE	0	1110

Tabella 3: Stati del sistema

CC	LSB	START	SF_2H_1L	LSB_OUT	CC_OUT
0	0	0	0	0	1
0	0	0	1	0	1
0	0	1	0	1	1
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	1	1
1	0	0	1	1	1
1	0	1	0	1	1
1	0	1	1	1	1
1	1	0	0	0	0
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	1	1	0

Tabella 4: Comandi

### 4.2 Struttura dell'unità di controllo

#### 4.2.1 Status PLA

Come da specifiche di progetto l'unità di controllo fa uso di un indirizzamento esplicito e della tecnica "Late Status". Per velocizzare il sistema ed evitare un calo delle prestazioni la macchina può saltare da un indirizzo all'altro, ciò che discrimina la necessità di effettuare o no un salto è il bit meno significativo dell'indirizzo stesso. Per facilitare questi

### 4.2.2 ROM

### 4.2.3 datapath

Diagram illustrating a 3-bit counter circuit with various components and connections:

- Counter (M, A, R):** A 3-bit counter with outputs labeled 3, 3, and 1.
- Address Bus:** A 22-bit bus with two sections: EVEN ADDRESS and ODD ADDRESS.
- Data Bus:** A 22-bit bus.
- Instruction Bus:** A 17-bit bus with sections: CC, INSTRUCTIONS, NEXT ADDRESS, and LSB.
- Status PLA:** A logic block with inputs and outputs, including a 1-bit output labeled CC.OUT.
- Inputs:** START (1 bit) and SF-2H-1L (1 bit).
- Connections:**
  - The 3-bit counter outputs are connected to the address bus and the data bus.
  - The address bus is connected to the instruction bus.
  - The data bus is connected to the instruction bus.
  - The instruction bus is connected to the status bus.
  - The status bus is connected to the counter.
  - The counter is connected to the address bus.
  - The address bus is connected to the data bus.
  - The data bus is connected to the instruction bus.
  - The instruction bus is connected to the status bus.
  - The status bus is connected to the counter.

$$CC\_OUT = \overline{LSB}$$

$$LSB\_OUT = (CC \cdot \overline{LSB}) + (CC \cdot SF\_2H\_1L) + (\overline{LSB} \cdot START)$$

Figura 9: Schema della CU implementato

## 5 Butterfly e FFT

### 5.1 Butterfly

Dopo aver descritto, tramite linguaggio VHDL, i vari blocchi precedentemente descritti si è passati alla creazione di un blocco butterfly singolo per un test intermedio e per accertarsi che tutto funzionasse in modo sinergico. I listati possono essere consultati nel *Cap. 7*.

Questo test è risultato importante perchè ha permesso di correggere alcuni piccoli errori che non erano stati individuati durante i test precedenti. Grazie a queste modifiche il singolo blocco butterfly ha funzionato correttamente durante i successivi test e ciò a permesso di proseguire nell'implementazione della FFT 16x16 senza doversi preoccupare di possibili errori commessi in precedenza.

Come si vede da *Fig. 10* la butterfly singola riceve in ingresso segnali con parallelismo 24 bit e il segnale SF\_2H\_1L per gestire lo shift. In uscita presenta un bus con parallelismo 24 bit. Al suo interno sono presenti due blocchi, la Control Unit e il Datapath. Tutto ciò è conforme con quanto richiesto dalla consegna del progetto ovvero ingresso a 24 bit e uscita a 24 bit a prescindere dal parallelismo adottato internamente per sviluppare i calcoli ed effettuare le numerose operazioni logiche.




Figura 10: Rappresentazione di una butterfly singola

### 5.2 FFT

Una volta creato la singola butterfly si è proceduto con la creazione della struttura che permette l'implementazione hardware della FFT. Per fare ciò la singola butterfly è stata replicata trentadue volte. Volendo rendere più semplice la gestione dei segnali in ciascuna butterfly sono stati assegnati staticamente i valori di SF\_2H\_1L, W<sub>r</sub> e W<sub>i</sub>.

$$\mathbf{V}_1 = \begin{bmatrix} -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \\ -1 \end{bmatrix} \quad FFT(\mathbf{V}_1) = \begin{bmatrix} -16 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix} \quad \mathbf{V}_2 = \begin{bmatrix} -1 \\ 0 \\ 1 \\ 0 \\ -1 \\ 0 \\ 1 \\ 0 \\ -1 \\ 0 \\ 1 \\ 0 \\ -1 \\ 0 \\ 1 \\ 0 \end{bmatrix} \quad FFT(\mathbf{V}_2) = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ -8 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ -8 \\ 0 \\ 0 \\ 0 \end{bmatrix}$$

$$\mathbf{V}_3 = \begin{bmatrix} 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix} \quad FFT(\mathbf{V}_3) = \begin{bmatrix} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{bmatrix} \quad \mathbf{V}_4 = \begin{bmatrix} -1 \\ -1 \\ 1 \\ 1 \\ -1 \\ -1 \\ 1 \\ 1 \\ -1 \\ -1 \\ 1 \\ 1 \\ -1 \\ -1 \\ 1 \\ 1 \end{bmatrix} \quad FFT(\mathbf{V}_4) = \begin{bmatrix} -1 \\ -1 \\ 1 \\ 1 \\ -1 \\ -1 \\ 1 \\ 1 \\ -1 \\ -1 \\ 1 \\ 1 \\ -1 \\ -1 \\ 1 \\ 1 \end{bmatrix}$$

$$\mathbf{V}_5 = \begin{bmatrix} 0.5 \\ 0.5 \\ 0.5 \\ 0.5 \\ 0.5 \\ 0.5 \\ 0.5 \\ 0.5 \\ 0.5 \\ 0.5 \\ -0.5 \\ -0.5 \\ -0.5 \\ -0.5 \\ -0.5 \\ -0.5 \\ -0.5 \\ -0.5 \end{bmatrix} \quad FFT(\mathbf{V}_5) = \begin{bmatrix} ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \\ ? \end{bmatrix} \quad \mathbf{V}_6 = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0.75 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix} \quad FFT(\mathbf{V}_6) = \begin{bmatrix} -0.75 \\ 0.75 \\ -0.75 \\ 0.75 \\ -0.75 \\ 0.75 \\ -0.75 \\ 0.75 \\ -0.75 \\ 0.75 \\ -0.75 \\ -0.75 \\ 0.75 \\ -0.75 \\ 0.75 \\ -0.75 \\ 0.75 \end{bmatrix}$$

6 Appendice - Simulazioni




Figura 11: Simulazione del sommatore




Figura 12: Simulazione del sottrattore

## 7 Appendice - File VHDL

### 7.1 Sommatore

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7  use IEEE.numeric_std.all;
8
9
10 entity BFLY_ADDER is
11     port ( A:      in      STD_LOGIC_VECTOR (48 downto 0);
12           B:      in      STD_LOGIC_VECTOR (48 downto 0);
13           CK:     in      STD_LOGIC;
14           SUM_OUT: out     STD_LOGIC_VECTOR (48 downto 0)
15           );
16 end BFLY_ADDER;
17
18
19 architecture behavioral of BFLY_ADDER is
20
21     signal sum: STD_LOGIC_VECTOR (48 downto 0) := (others=>'0');
22
23     begin
24
25         sum <= std_logic_vector(signed(A)+signed(B));
26
27         PSYNCH: process(CK)
28         begin
29             if CK'event and CK='1' then -- positive edge triggered:
30                 SUM_OUT <= sum;
31
32             end if;
33         end process;
34
35 end behavioral;

```

Listing 1: Sommatore

### 7.2 MUX

#### 7.2.1 MUX 2

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7
8  entity MUX_2 is
9      generic(
10         bus_length: INTEGER:= 24
11     );
12     port ( A,B:      in      STD_LOGIC_VECTOR ((bus_length-1) downto 0);
13           S: in STD_LOGIC;
14           Q:      out     STD_LOGIC_VECTOR((bus_length-1) downto 0));
15 end MUX_2;
16
17
18 architecture behavioral of MUX_2 is
19

```



```

20 begin
21
22     Q <= A when S = '1' else B;
23
24 end behavioral;

```

Listing 2: MUX 2

### 7.2.2 MUX 3

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7
8  entity MUX_3 is
9      generic(
10         bus_length: INTEGER:= 49
11     );
12     port ( A,B,C: in STD_LOGIC_VECTOR ((bus_length-1) downto 0);
13           S: in STD_LOGIC_VECTOR (1 downto 0);
14           Q: out STD_LOGIC_VECTOR((bus_length-1) downto 0));
15 end MUX_3;
16
17
18 architecture behavioral of MUX_3 is
19
20 begin
21
22     p_mux: process (S, A, B, C)
23     begin
24         case S is
25             when "00" =>
26                 Q <= A;
27             when "01" =>
28                 Q <= B;
29             when "10" =>
30                 Q <= C;
31             when "11" =>
32                 Q <= (others=>'0');
33             when others =>
34                 Q <= (others=>'0');
35         end case;
36     end process;
37
38 end behavioral;

```

Listing 3: MUX 3

## 7.3 Sottrattore

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7  use IEEE.numeric_std.all;
8
9
10 entity BFLY_SUBTRACTOR is
11     port ( A: in STD_LOGIC_VECTOR (48 downto 0);

```

```

12         B:      in      STD_LOGIC_VECTOR (48 downto 0);
13         CK:      in      STD_LOGIC;
14         DIFF_OUT: out     STD_LOGIC_VECTOR (48 downto 0)
15     );
16 end BFLY_SUBTRACTOR;
17
18
19 architecture behavioral of BFLY_SUBTRACTOR is
20
21     signal diff: STD_LOGIC_VECTOR (48 downto 0) := (others=>'0');
22
23     begin
24
25     diff <= std_logic_vector(signed(A)-signed(B));
26
27     PSYNCH: process(CK)
28     begin
29         if CK'event and CK='1' then -- positive edge triggered:
30             DIFF_OUT <= diff;
31
32         end if;
33     end process;
34
35 end behavioral;

```

Listing 4: Sottrattore

## 7.4 Moltiplicatore/Shifter

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7  use IEEE.numeric_std.all;
8
9
10 entity BFLY_MULTIPLIER is
11     port (  A:      in      STD_LOGIC_VECTOR (23 downto 0);
12            B:      in      STD_LOGIC_VECTOR (23 downto 0);
13            SHIFT: in STD_LOGIC;
14            CK:      in      STD_LOGIC;
15            S_OUT:   out     STD_LOGIC_VECTOR (48 downto 0);
16            M_OUT:   out     STD_LOGIC_VECTOR (48 downto 0)
17        );
18 end BFLY_MULTIPLIER;
19
20
21 architecture behavioral of BFLY_MULTIPLIER is
22
23     signal op_A, op_B: STD_LOGIC_VECTOR (23 downto 0) := (others=>'0');
24     signal product: STD_LOGIC_VECTOR (47 downto 0) := (others=>'0');
25     signal S_OUT_tmp, M_OUT_tmp: STD_LOGIC_VECTOR (47 downto 0) := (others=>'0');
26     signal S_OUT_trunc, M_OUT_trunc: STD_LOGIC_VECTOR (46 downto 0) := (others=>'0');
27
28     begin
29
30     op_A <= A;
31     op_B <= "0000000000000000000000010" when SHIFT = '1' else B;
32     product <= std_logic_vector(signed(op_A)*signed(op_B));
33     S_OUT_trunc <= S_OUT_tmp(46 downto 0);
34     M_OUT_trunc <= M_OUT_tmp(46 downto 0);
35     S_OUT <= '0' & '0' & S_OUT_trunc;
36     M_OUT <= '0' & '0' & M_OUT_trunc;

```

```

37
38
39     PSYNCH: process(CK)
40     begin
41         if CK'event and CK='1' then -- positive edge triggered:
42             S_OUT_tmp <= product;
43             M_OUT_tmp <= S_OUT_tmp;
44
45         end if;
46     end process;
47
48 end behavioral;

```

Listing 5: Moltiplicatore/shifter

## 7.5 ROM rounding

### 7.5.1 Blocco ROM rounding

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all;
8
9
10 -- Creazione entity
11 entity rounding is
12     port(
13         Clock: IN STD_LOGIC; -- Clock
14         rounding_in : IN std_logic_vector(48 downto 0); -- 49 bit da arrotondare
15         rounding_out: OUT std_logic_vector(23 downto 0); -- 24 bit arrotondati
16         shift_signal: IN STD_LOGIC -- segnale per shiftare
17     );
18 end entity;
19
20 -- Architecture del blocco rounding
21 architecture behavioural of rounding is
22
23     -----
24     -- Inizializzazione componenti
25     -----
26     component ROM is
27     port(
28         address : IN std_logic_vector(4 downto 0);
29         memory_out: OUT std_logic_vector(2 downto 0));
30     end component;
31
32     component FD is
33     generic(
34         bus_length: INTEGER:= 24
35     );
36     port ( D: in STD_LOGIC_VECTOR ((bus_length-1) downto 0);
37           E: in STD_LOGIC; --ENABLE attivo alto
38           CK: in STD_LOGIC;
39           Q: out STD_LOGIC_VECTOR((bus_length-1) downto 0));
40     end component;
41
42     -----
43     -- Segnali interni al blocco rounding
44     -----
45
46     signal mantissa : std_logic_vector(23 downto 0) := (others=>'0');

```

```

47     signal dummy_memory_out: std_logic_vector(2 downto 0) := (others=>'0');
48     signal address_memory : std_logic_vector(4 downto 0) := (others=>'0');
49     signal reg_in : std_logic_vector(23 downto 0) := (others=>'0');
50     signal bit_scarto : std_logic_vector(1 downto 0) := (others=>'0');
51     signal shift_dummy: std_logic_vector(48 downto 0) := (others=>'0');
52
53 begin
54
55     -----
56     -- Port map
57     -----
58     pm_reg_rom_out : FD
59         generic map (
60             bus_length => 24
61         )
62         port map (
63             D => reg_in,
64             E => '1',
65             CK => Clock,
66             Q => rounding_out
67         );
68
69     pm_ROM : ROM
70         port map(
71             address => address_memory,
72             memory_out => dummy_memory_out
73         );
74
75
76     -----
77     -- Shift senza processo logico (non impiega colpi di clock)
78     -----
79     shift_dummy <=
80         '0' & '0' & rounding_in(48 downto 2) when shift_signal = '1' else '0' &
            rounding_in(48 downto 1);
81
82     -----
83     -- Creazione mantissa e bit di scarto
84     -----
85
86     mantissa <= shift_dummy(46 downto 23);
87     bit_scarto <= shift_dummy(22 downto 21);
88
89     -----
90     -- Creazione dell'indirizzo per leggere dalla ROM
91     -----
92
93     -- address = (3 bit LSB mantissa) + (1 bit MSB scarto) + (1 bit OR con tutti gli
        altri dello scarto)
94     address_memory <= mantissa(2 downto 0) & bit_scarto;
95
96     -----
97     -- Inserimento dati nel registro d'uscita del blocco
98     -----
99
100    reg_in <= mantissa(23 downto 3) & dummy_memory_out; -- 21 bit di mantissa & 3 bit
        arrotondamento
101
102
103
104
105
106
107 end architecture behavioural;

```

Listing 6: Blocco intero adibito al ROM rounding

### 7.5.2 Test Bench del ROM rounding

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all;
8
9  entity tb_rounding is
10 end entity;
11
12 architecture sim of tb_rounding is
13
14     -- Segnali per collegare il DUT
15     signal Clock      : std_logic := '0';
16     signal rounding_in : std_logic_vector(48 downto 0);
17     signal rounding_out : std_logic_vector(23 downto 0);
18     signal shift_signal : std_logic := '0';
19
20     constant Tclk : time := 10 ns;
21
22 begin
23
24     -- Istanziamento del DUT
25     DUT : entity work.rounding
26         port map (
27             Clock      => Clock,
28             rounding_in => rounding_in,
29             rounding_out => rounding_out,
30             shift_signal => shift_signal
31         );
32
33     -- Clock a 100 MHz
34     clk_proc : process
35     begin
36         Clock <= '0';
37         wait for Tclk/2;
38         Clock <= '1';
39         wait for Tclk/2;
40     end process;
41
42     stim_proc : process
43     begin
44         -- Caso 1
45         rounding_in <= "1100101110101110110110000010001110010110011100111";
46         shift_signal <= '1';
47         wait for Tclk;
48         -- Caso 2
49         rounding_in <= "1000111110100101110100001100101100111111001111000";
50         shift_signal <= '1';
51         wait for Tclk;
52         -- Caso 3
53         rounding_in <= "0001011101011011101000101111101110011101001000000";
54         shift_signal <= '0';
55         wait for Tclk;
56         -- Caso 4
57         rounding_in <= "1000010011010101101000100011100111010111000101101";
58         shift_signal <= '1';
59         wait for Tclk;
60         -- Caso 5
61         rounding_in <= "1100001011110000100110011110010100000111110110100";
62         shift_signal <= '1';
63         wait for Tclk;
64         -- Caso 6

```

```

65         rounding_in <= "010101001010011000011010101110010101100111111011";
66         shift_signal <= '0';
67     wait for Tclk;
68     -- Caso 7
69     rounding_in <= "1101101010011110100111101101101110111100011011";
70     shift_signal <= '1';
71     wait for Tclk;
72     -- Caso 8
73     rounding_in <= "0000110001110011000110100111001000011001111101011";
74     shift_signal <= '0';
75     wait for Tclk;
76     -- Caso 9
77     rounding_in <= "1101010100101011010101000000111001110110111010011";
78     shift_signal <= '1';
79     wait for Tclk;
80     -- Caso 10
81     rounding_in <= "1011001001010000110100111010111110011011101111100";
82     shift_signal <= '1';
83     wait for Tclk;
84     -- Caso 11
85     rounding_in <= "0001001001100001011111100111101001000011001100100";
86     shift_signal <= '0';
87     wait for Tclk;
88     -- Caso 12
89     rounding_in <= "1111111111111111111111111111111111111111111111111";
90     shift_signal <= '1';
91     wait for Tclk;
92
93     wait;
94 end process;
95
96 end architecture sim;

```

Listing 7: Test Bench del ROM rounding

### 7.5.3 ROM

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all;
8
9
10 -- Creazione entity
11
12 entity ROM is
13     port(
14         address : IN std_logic_vector(4 downto 0);
15         memory_out: OUT std_logic_vector(2 downto 0)
16     );
17 end entity;
18
19 -- Architecture della ROM
20
21 architecture ROM_rounding of ROM is
22
23     -- Spazio per segnali interni
24
25 begin
26
27 selection: process(address)
28 begin

```

```
29
30 if address = "00000" then
31     memory_out <= "000";
32 elsif address = "00001" then
33     memory_out <= "000";
34 elsif address = "00010" then
35     memory_out <= "000";
36 elsif address = "00011" then
37     memory_out <= "001";
38 elsif address = "00100" then
39     memory_out <= "001";
40 elsif address = "00101" then
41     memory_out <= "001";
42 elsif address = "00110" then
43     memory_out <= "010";
44 elsif address = "00111" then
45     memory_out <= "010";
46 elsif address = "01000" then
47     memory_out <= "010";
48 elsif address = "01001" then
49     memory_out <= "010";
50 elsif address = "01010" then
51     memory_out <= "010";
52 elsif address = "01011" then
53     memory_out <= "011";
54 elsif address = "01100" then
55     memory_out <= "011";
56 elsif address = "01101" then
57     memory_out <= "011";
58 elsif address = "01110" then
59     memory_out <= "100";
60 elsif address = "01111" then
61     memory_out <= "100";
62 elsif address = "10000" then
63     memory_out <= "100";
64 elsif address = "10001" then
65     memory_out <= "100";
66 elsif address = "10010" then
67     memory_out <= "100";
68 elsif address = "10011" then
69     memory_out <= "101";
70 elsif address = "10100" then
71     memory_out <= "101";
72 elsif address = "10101" then
73     memory_out <= "101";
74 elsif address = "10110" then
75     memory_out <= "110";
76 elsif address = "10111" then
77     memory_out <= "110";
78 elsif address = "11000" then
79     memory_out <= "110";
80 elsif address = "11001" then
81     memory_out <= "110";
82 elsif address = "11010" then
83     memory_out <= "110";
84 elsif address = "11011" then
85     memory_out <= "111";
86 elsif address = "11100" then
87     memory_out <= "111";
88 elsif address = "11101" then
89     memory_out <= "111";
90 elsif address = "11110" then
91     memory_out <= "111";
92 elsif address = "11111" then
93     memory_out <= "111";
94 end if;
```

```

95
96 end process;
97
98 end architecture ROM_rounding;

```

Listing 8: ROM

#### 7.5.4 Test Bench della ROM

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all;
8
9  entity TBROM is
10 end entity;
11
12 architecture sim of TBROM is
13
14     signal address    : std_logic_vector(4 downto 0);
15     signal memory_out : std_logic_vector(2 downto 0);
16
17 begin
18
19     -- Istanziamento della ROM
20     DUT: entity work.ROM
21         port map (
22             address => address,
23             memory_out => memory_out
24         );
25
26     stim_proc: process
27     begin
28         for i in 0 to 31 loop
29             address <= std_logic_vector(to_unsigned(i, 5));
30             wait for 10 ns;
31         end loop;
32
33         -- Fine simulazione
34         wait;
35     end process;
36
37 end architecture sim;

```

Listing 9: Test Bench della ROM

## 7.6 Datapath

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all; -- libreria IEEE con definizione tipi standard logic
7  use IEEE.numeric_std.all;
8
9
10 entity bfly_datapath is
11 port(
12     Br_in, Bi_in, Ar_in, Ai_in, Wr_in, Wi_in : in STD_LOGIC_VECTOR (23 downto 0);
13     Clock, START, SF_2H_1L : in STD_LOGIC;

```



```

14     Br_out, Bi_out, Ar_out, Ai_out : out STD_LOGIC_VECTOR (23 downto 0);
15     DONE : out STD_LOGIC
16 );
17 end    bfly_datapath;
18
19 -----
20
21 architecture structural of bfly_datapath is
22
23     -----
24     --Inizializzazione componenti
25     -----
26
27     --Multiplier
28     component BFLY_MULTIPLIER is
29     port (  A:      in      STD_LOGIC_VECTOR (23 downto 0);
30            B:      in      STD_LOGIC_VECTOR (23 downto 0);
31            SHIFT: in STD_LOGIC;
32            CK:      in      STD_LOGIC;
33            S_OUT:  out      STD_LOGIC_VECTOR (48 downto 0);
34            M_OUT:  out      STD_LOGIC_VECTOR (48 downto 0)
35            );
36     end component;
37
38     --Adder
39     component BFLY_ADDER is
40     port (  A:      in      STD_LOGIC_VECTOR (48 downto 0);
41            B:      in      STD_LOGIC_VECTOR (48 downto 0);
42            CK:      in      STD_LOGIC;
43            SUM_OUT: out      STD_LOGIC_VECTOR (48 downto 0)
44            );
45     end component;
46
47     --Sottrattore
48     component BFLY_SUBTRACTOR is
49     port (  A:      in      STD_LOGIC_VECTOR (48 downto 0);
50            B:      in      STD_LOGIC_VECTOR (48 downto 0);
51            CK:      in      STD_LOGIC;
52            DIFF_OUT: out      STD_LOGIC_VECTOR (48 downto 0)
53            );
54     end component;
55
56     --Registro FF con enable
57     component FD is
58     generic(
59         bus_length: INTEGER:= 24
60     );
61     port (  D:      in      STD_LOGIC_VECTOR ((bus_length-1) downto 0);
62            E: in STD_LOGIC;      --ENABLE attivo alto
63            CK:      in      STD_LOGIC;
64            Q:      out      STD_LOGIC_VECTOR((bus_length-1) downto 0));
65     end component;
66
67     --Flip Flop di tipo T con reset sincrono attivo alto
68     component T_FF is
69     port (  T:      in      STD_LOGIC;
70            R: in STD_LOGIC;      --RESET attivo alto
71            CK:      in      STD_LOGIC;
72            Q:      out      STD_LOGIC);
73     end component;
74
75     --Multiplexer a tre ingressi con due bit di select
76     component MUX_3 is
77     generic(
78         bus_length: INTEGER:= 49
79     );

```

```

80     port ( A,B,C: in      STD_LOGIC_VECTOR ((bus_length-1) downto 0);
81           S: in STD_LOGIC_VECTOR (1 downto 0);
82           Q: out      STD_LOGIC_VECTOR((bus_length-1) downto 0));
83     end component;
84
85     --Multiplexer a due ingressi con un bit di select
86     component MUX_2 is
87     generic(
88         bus_length: INTEGER:= 24
89     );
90     port ( A,B: in      STD_LOGIC_VECTOR ((bus_length-1) downto 0);
91           S: in STD_LOGIC;
92           Q: out      STD_LOGIC_VECTOR((bus_length-1) downto 0));
93     end component;
94
95     --Blocco unico di shift a destra e rom rounding
96     component rounding is
97     port(
98         Clock: IN      STD_LOGIC; -- Clock
99         rounding_in : IN std_logic_vector(48 downto 0); -- 49 bit da arrotondare
100        rounding_out: OUT std_logic_vector(23 downto 0); -- 24 bit arrotondati
101        shift_signal: IN STD_LOGIC -- segnale per shiftare
102    );
103    end component;
104
105     --Control Unit
106     component BFLY_CU_DATAPATH is
107     port ( START: in      STD_LOGIC;
108           SF_2H_1L: in STD_LOGIC;
109           CK: in      STD_LOGIC;
110           INSTRUCTION_OUT: out      STD_LOGIC_VECTOR(16 downto 0)
111         );
112     end component;
113
114
115     -----
116     --Dichiarazione segnali datapath
117     -----
118
119     --Segnali uIR
120     SIGNAL dp_SHIFT_SIGNAL, dp_REG_IN, dp_SUM_REG, dp_AR_SEL, dp_BR_SEL, dp_WR_SEL,
121           dp_MS_DIFFp, dp_AS_SUM_SEL, dp_SD_ROUND_SEL, dp_SHIFT, dp_SF_2H_1L,
122           dp_REG_RND_BR, dp_REG_RND_BI, dp_REG_RND_AR, dp_REG_RND_AI, dp_DONE :
123           STD_LOGIC := '0';
124     SIGNAL dp_MSD_DIFFm : STD_LOGIC_VECTOR (1 downto 0) := (others => '0');
125     SIGNAL dp_INSTRUCTION_OUT : STD_LOGIC_VECTOR (16 downto 0) := (others => '0');
126
127     --Ingressi al MUX di Br/Bi
128     SIGNAL dp_Br_MUX_in, dp_Bi_MUX_in : STD_LOGIC_VECTOR (23 downto 0) := (others =>
129           '0');
130
131     --Ingressi al MUX di Ar/Ai
132     SIGNAL dp_Ar_MUX_in, dp_Ai_MUX_in : STD_LOGIC_VECTOR (23 downto 0) := (others =>
133           '0');
134
135     --Ingressi al MUX di Wr/Wi
136     SIGNAL dp_Wr_MUX_in, dp_Wi_MUX_in : STD_LOGIC_VECTOR (23 downto 0) := (others =>
137           '0');
138
139     --Uscite dei MUX di B, A e W
140     SIGNAL dp_B_MUX_out, dp_A_MUX_out, dp_W_MUX_out : STD_LOGIC_VECTOR (23 downto 0)
141           := (others => '0');
142
143     --Uscite e ingressi del multiplier
144     SIGNAL dp_X_MPY_in, dp_Y_MPY_in : STD_LOGIC_VECTOR (23 downto 0) := (others =>
145           '0');
146     SIGNAL dp_MPY_product_out, dp_MPY_shift_out : STD_LOGIC_VECTOR (48 downto 0) := (
147           others => '0');

```

```

137
138 --Uscita e ingressi dell'adder
139 SIGNAL dp_SUM_out, dp_X_SUM_in, dp_Y_SUM_in : STD_LOGIC_VECTOR (48 downto 0) := (
140     others => '0');
141
142 --Uscita e ingressi del sottrattore
143 SIGNAL dp_DIFF_out, dp_X_DIFF_in, dp_Y_DIFF_in : STD_LOGIC_VECTOR (48 downto 0) :=
144     (others => '0');
145
146 --Uscita del registro di pipe della somma
147 SIGNAL dp_SUM_reg_out : STD_LOGIC_VECTOR (48 downto 0) := (others => '0');
148
149 --Uscita del registro di pipe del sottrattore
150 SIGNAL dp_DIFF_reg_out : STD_LOGIC_VECTOR (48 downto 0) := (others => '0');
151
152 --Uscita del registro di pipe del prodotto e dello shift
153 SIGNAL dp_MPY_M_reg_out, dp_MPY_S_reg_out : STD_LOGIC_VECTOR (48 downto 0) := (
154     others => '0');
155
156 --Ingresso 1 del multiplexer in entrata al sommatore, ovvero l'uscita del MUX di
157     Ar/Ai con zeri aggiunti
158 SIGNAL dp_AS_A_MUX_in : STD_LOGIC_VECTOR (48 downto 0) := (others => '0');
159 --Uscita del multiplexer in entrata al sommatore
160 SIGNAL dp_AS_MUX_out : STD_LOGIC_VECTOR (48 downto 0) := (others => '0');
161
162 --Uscita del MUX A/B in ingresso al multiplier
163 SIGNAL dp_AB_MUX_out : STD_LOGIC_VECTOR (23 downto 0) := (others => '0');
164
165 --Uscita del MUX dell'ingresso positivo del sottrattore
166 SIGNAL dp_MS_MUX_out : STD_LOGIC_VECTOR (48 downto 0) := (others => '0');
167
168 --Uscita del MUX dell'ingresso negativo del sottrattore
169 SIGNAL dp_MSD_MUX_out : STD_LOGIC_VECTOR (48 downto 0) := (others => '0');
170
171 --Uscita del MUX dell'ingresso dello shifter a destra
172 SIGNAL dp_SD_MUX_out : STD_LOGIC_VECTOR (48 downto 0) := (others => '0');
173
174 --Uscita del blocco shift + rom rounding
175 SIGNAL dp_ROM_round_out : STD_LOGIC_VECTOR (23 downto 0) := (others => '0');
176
177 begin
178
179     -----
180     --Port map dei registri a 24 bit
181     -----
182
183     pm_regin_Br : FD
184         generic map (
185             bus_length => 24
186         )
187         port map (
188             D => Br_in,
189             E => dp_REG_IN,
190             CK => Clock,
191             Q => dp_Br_MUX_in
192         );
193
194     pm_regin_Bi : FD
195         generic map (
196             bus_length => 24
197         )
198         port map (
199             D => Bi_in,
200             E => dp_REG_IN,
201             CK => Clock,
202             Q => dp_Bi_MUX_in

```

```

199 );
200
201 pm_regin_Ar : FD
202     generic map (
203         bus_length => 24
204     )
205     port map (
206         D => Ar_in,
207         E => dp_REG_IN,
208         CK => Clock,
209         Q => dp_Ar_MUX_in
210     );
211
212 pm_regin_Ai : FD
213     generic map (
214         bus_length => 24
215     )
216     port map (
217         D => Ai_in,
218         E => dp_REG_IN,
219         CK => Clock,
220         Q => dp_Ai_MUX_in
221     );
222
223 pm_regin_Wr : FD
224     generic map (
225         bus_length => 24
226     )
227     port map (
228         D => Wr_in,
229         E => dp_REG_IN,
230         CK => Clock,
231         Q => dp_Wr_MUX_in
232     );
233
234 pm_regin_Wi : FD
235     generic map (
236         bus_length => 24
237     )
238     port map (
239         D => Wi_in,
240         E => dp_REG_IN,
241         CK => Clock,
242         Q => dp_Wi_MUX_in
243     );
244
245 -----
246 --Port map dei Multiplexer a due ingressi
247 -----
248
249 pm_mux_B : MUX_2
250     generic map (
251         bus_length => 24
252     )
253     port map (
254         A => dp_Br_MUX_in,
255         B => dp_Bi_MUX_in,
256         S => dp_BR_SEL,
257         Q => dp_B_MUX_out
258     );
259
260 pm_mux_A : MUX_2
261     generic map (
262         bus_length => 24
263     )
264     port map (

```

```

265         A => dp_Ar_MUX_in,
266         B => dp_Ai_MUX_in,
267         S => dp_AR_SEL,
268         Q => dp_A_MUX_out
269     );
270
271     pm_mux_W : MUX_2
272     generic map (
273         bus_length => 24
274     )
275     port map (
276         A => dp_Wr_MUX_in,
277         B => dp_Wi_MUX_in,
278         S => dp_WR_SEL,
279         Q => dp_W_MUX_out
280     );
281
282     pm_mux_Mult : MUX_2      --Multiplexer del multiplier
283     generic map (
284         bus_length => 24
285     )
286     port map (
287         A => dp_A_MUX_out,
288         B => dp_B_MUX_out,
289         S => dp_SHIFT,
290         Q => dp_AB_MUX_out
291     );
292
293     --Ingresso 1 del multiplexer in entrata al sommatore, ovvero l'uscita del MUX di
294     --Ar/Ai
295     dp_AS_A_MUX_in (48 downto 24) <= (others => '0');      --Aggiungo zeri perche' l'
296     --uscita del MUX di Ar/Ai e' solo su 24 bit
297     dp_AS_A_MUX_in (23 downto 0) <= dp_A_MUX_out;
298
299     pm_mux_Adder : MUX_2      --Multiplexer dell'adder
300     generic map (
301         bus_length => 49
302     )
303     port map (
304         A => dp_AS_A_MUX_in,      --l'uscita del MUX Ar/Ai
305         B => dp_SUM_reg_out,      --l'uscita del sommatore rallentata di un colpo di
306         --Clock
307         S => dp_AS_SUM_SEL,
308         Q => dp_AS_MUX_out
309     );
310
311     pm_mux_Sub_plus : MUX_2      --Multiplexer dell'ingresso positivo del
312     --sottrattore
313     generic map (
314         bus_length => 49
315     )
316     port map (
317         A => dp_MPY_S_reg_out,      --l'uscita SHIFT del moltiplicatore
318         B => dp_SUM_reg_out,      --l'uscita del sommatore rallentata di un colpo di
319         --Clock
320         S => dp_MS_DIFFp,
321         Q => dp_MS_MUX_out
322     );
323
324     pm_mux_rshift : MUX_2      --Multiplexer dell'ingresso allo shifter a destra
325     generic map (
326         bus_length => 49
327     )
328     port map (
329         A => dp_SUM_reg_out,      --l'uscita del sommatore
330         B => dp_DIFF_reg_out,      --l'uscita del sottrattore

```

```

326         S => dp_SD_ROUND_SEL ,
327         Q => dp_SD_MUX_out
328     );
329
330     --Port map del MUX a tre ingressi
331     pm_mux_Sub_minus : MUX_3          --Multiplexer dell'ingresso negativo del
        sottrattore
332     generic map (
333         bus_length => 49
334     )
335     port map (
336         A => dp_MPY_M_reg_out,          --l'uscita MPY del moltiplicatore
            rallentata di un colpo di Clock
337         B => dp_SUM_reg_out,            --l'uscita del sommatore
            rallentata di un colpo di Clock
338         C => dp_DIFF_reg_out,          --l'uscita del sottrattore
            rallentata di un colpo di Clock
339         S => dp_MSD_DIFFm,
340         Q => dp_MSD_MUX_out
341     );
342
343     -----
344     --Port map degli operatori
345     -----
346
347     dp_X_MPY_in <= dp_AB_MUX_out;      --L'ingresso 1 del multiplier e' connesso all'
        uscita del multiplexer A/B
348     dp_Y_MPY_in <= dp_W_MUX_out;      --L'ingresso 2 del multiplier e' connesso all'
        uscita del multiplexer Wr/Wi
349
350     pm_Multiplier : BFLY_MULTIPLIER --Port map del multiplier
351     port map (
352         A => dp_X_MPY_in,
353         B => dp_Y_MPY_in,
354         SHIFT => dp_SHIFT,
355         CK => Clock,
356         M_OUT => dp_MPY_product_out,
357         S_OUT => dp_MPY_shift_out
358     );
359
360     dp_X_SUM_in <= dp_AS_MUX_out;      --L'ingresso 1 dell'adder e' connesso all'
        uscita del multiplexer A/Somma
361     dp_Y_SUM_in <= dp_MPY_M_reg_out;   --L'ingresso 2 dell'adder e' connesso all'
        uscita moltiplicazione del multiplier
362
363     pm_Adder : BFLY_ADDER      --Port map dell'adder
364     port map (
365         A => dp_X_SUM_in,
366         B => dp_Y_SUM_in,
367         CK => Clock,
368         SUM_OUT => dp_SUM_out
369     );
370
371     dp_X_DIFF_in <= dp_MS_MUX_out;
372     dp_Y_DIFF_in <= dp_MSD_MUX_out;
373
374     pm_Subractor : BFLY_SUBTRACTOR --Port map del sottrattore
375     port map (
376         A => dp_X_DIFF_in,
377         B => dp_Y_DIFF_in,
378         CK => Clock,
379         DIFF_OUT => dp_DIFF_out
380     );
381
382     pm_ft_shift : T_FF          --Port map del flip flop T che ha come uscita il segnale
        di SF_2H_1L per il blocco rounding

```

```

383     port map (
384         T => dp_SHIFT_SIGNAL,    --Segnale che viene dalla CU
385         R => dp_DONE,            --Segnale che viene dalla CU
386         CK => Clock,
387         Q => dp_SF_2H_1L
388     );
389
390     pm_rounding : rounding    --Port map del blocco unico shifter a destra e ROM
391         rounding
392     port map (
393         Clock => Clock,
394         rounding_in => dp_SD_MUX_out,
395         rounding_out => dp_ROM_round_out,
396         shift_signal => dp_SF_2H_1L
397     );
398
399     pm_CU : BFLY_CU_DATAPATH    --Port map della Control unit
400     port map (
401         START => START,
402         SF_2H_1L => SF_2H_1L,
403         CK => Clock,
404         INSTRUCTION_OUT => dp_INSTRUCTION_OUT
405     );
406
407     --Segnali della parte di istruzione del uIR della CU
408     dp_SHIFT_SIGNAL <= dp_INSTRUCTION_OUT(16);
409     dp_REG_IN <= dp_INSTRUCTION_OUT(15);
410     dp_SUM_REG <= dp_INSTRUCTION_OUT(14);
411     dp_AR_SEL <= dp_INSTRUCTION_OUT(13);
412     dp_BR_SEL <= dp_INSTRUCTION_OUT(12);
413     dp_WR_SEL <= dp_INSTRUCTION_OUT(11);
414     dp_MS_DIFFp <= dp_INSTRUCTION_OUT(10);
415     dp_MS_DIFFm <= dp_INSTRUCTION_OUT(9 downto 8);
416     dp_AS_SUM_SEL <= dp_INSTRUCTION_OUT(7);
417     dp_SD_ROUND_SEL <= dp_INSTRUCTION_OUT(6);
418     dp_REG_RND_BR <= dp_INSTRUCTION_OUT(5);
419     dp_REG_RND_BI <= dp_INSTRUCTION_OUT(4);
420     dp_REG_RND_AR <= dp_INSTRUCTION_OUT(3);
421     dp_REG_RND_AI <= dp_INSTRUCTION_OUT(2);
422     dp_SHIFT <= dp_INSTRUCTION_OUT(1);
423     dp_DONE <= dp_INSTRUCTION_OUT(0);
424
425     DONE <= dp_DONE;
426
427     -----
428     --Port map dei registri a 49 bit
429     -----
430
431     pm_reg_MPY_product_out : FD    --Port map del registro all'uscita prodotto del
432         multiplier
433         generic map (
434             bus_length => 49
435         )
436     port map (
437         D => dp_MPY_product_out,
438         E => '1',
439         CK => Clock,
440         Q => dp_MPY_M_reg_out
441     );
442
443     pm_reg_MPY_shift_out : FD    --Port map del registro all'uscita shift del
444         multiplier
445         generic map (
446             bus_length => 49
447         )

```

```

446         port map (
447             D => dp_MPY_shift_out ,
448             E => '1',
449             CK => Clock ,
450             Q => dp_MPY_S_reg_out
451         );
452
453     pm_reg_SUM_out : FD      --Port map del registro all'uscita del sommatore
454         generic map (
455             bus_length => 49
456         )
457         port map (
458             D => dp_SUM_out ,
459             E => '1',
460             CK => Clock ,
461             Q => dp_SUM_reg_out
462         );
463
464     pm_reg_DIFF_out : FD      --Port map del registro all'uscita del sottrattore
465         generic map (
466             bus_length => 49
467         )
468         port map (
469             D => dp_DIFF_out ,
470             E => '1',
471             CK => Clock ,
472             Q => dp_DIFF_reg_out
473         );
474
475     -----
476     --Port map dei registri di uscita a 24 bit
477     -----
478
479     pm_regout_Br : FD
480         generic map (
481             bus_length => 24
482         )
483         port map (
484             D => dp_ROM_round_out ,
485             E => dp_REG_RND_BR ,
486             CK => Clock ,
487             Q => Br_out
488         );
489
490     pm_regout_Bi : FD
491         generic map (
492             bus_length => 24
493         )
494         port map (
495             D => dp_ROM_round_out ,
496             E => dp_REG_RND_BI ,
497             CK => Clock ,
498             Q => Bi_out
499         );
500
501     pm_regout_Ar : FD
502         generic map (
503             bus_length => 24
504         )
505         port map (
506             D => dp_ROM_round_out ,
507             E => dp_REG_RND_AR ,
508             CK => Clock ,
509             Q => Ar_out
510         );
511

```



```

512     pm_regout_Ai : FD
513         generic map (
514             bus_length => 24
515         )
516         port map (
517             D => dp_ROM_round_out ,
518             E => dp_REG_RND_AI ,
519             CK => Clock ,
520             Q => Ai_out
521         );
522
523 end structural;

```

Listing 10: Datapath

## 7.7 Control Unit

### 7.7.1 Datapath

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7  use IEEE.numeric_std.all;
8
9
10 entity BFLY_CU_DATAPATH is
11     port ( START: in STD_LOGIC;
12            SF_2H_1L: in STD_LOGIC;
13            CK: in STD_LOGIC;
14            INSTRUCTION_OUT: out STD_LOGIC_VECTOR(16 downto 0)
15          );
16 end BFLY_CU_DATAPATH;
17
18
19 architecture structural of BFLY_CU_DATAPATH is
20
21     component BFLY_CU_LATE_STATUS_PLA is
22     port ( STATUS: in STD_LOGIC_VECTOR(1 downto 0);
23           LSB_in: in STD_LOGIC;
24           CC_Validation_in: in STD_LOGIC;
25           CC_Validation_out: out STD_LOGIC;
26           LSB_out: out STD_LOGIC
27         );
28     end component;
29
30     component BFLY_CU_ROM is
31     generic(
32         in_length: INTEGER:= 3;
33         next_Address_length :INTEGER := 4;
34         out_length: INTEGER:= 22
35     );
36     port ( A: in STD_LOGIC_VECTOR ((in_length-1) downto 0);
37           OUT_EVEN: out STD_LOGIC_VECTOR((out_length-1) downto 0);
38           OUT_ODD: out STD_LOGIC_VECTOR((out_length-1) downto 0)
39         );
40     end component;
41
42     component FD is
43     generic(
44         bus_length: INTEGER:= 24
45     );
46     port ( D: in STD_LOGIC_VECTOR ((bus_length-1) downto 0);

```

```

47         E: in STD_LOGIC;           --ENABLE attivo alto
48         CK: in STD_LOGIC;
49         Q: out STD_LOGIC_VECTOR((bus_length-1) downto 0));
50     end component;
51
52     component MUX_2 is
53     generic(
54         bus_length: INTEGER:= 24
55     );
56     port ( A,B: in STD_LOGIC_VECTOR ((bus_length-1) downto 0);
57           S: in STD_LOGIC;
58           Q: out STD_LOGIC_VECTOR((bus_length-1) downto 0));
59     end component;
60
61     SIGNAL microAR_in_MSB : STD_LOGIC_VECTOR (3 downto 1) := (others=>'0');
62     SIGNAL microAR_out_MSB : STD_LOGIC_VECTOR (3 downto 1) := (others=>'0');
63     SIGNAL microAR_in_LSB : STD_LOGIC := '0';
64     SIGNAL microAR_out_LSB : STD_LOGIC := '0';
65
66     SIGNAL CC_mux_out : STD_LOGIC := '0';
67
68     SIGNAL PLA_ROM_out_even, PLA_ROM_out_odd : STD_LOGIC_VECTOR (21 downto 0) := (
69         others=>'0');
70
71     SIGNAL PLA_ROM_mux_out : STD_LOGIC_VECTOR (21 downto 0) := (others=>'0');
72
73     SIGNAL status_PLA_LSB_out : STD_LOGIC := '0';
74     SIGNAL status_PLA_CC_validation_out : STD_LOGIC := '0';
75
76     SIGNAL microIR_in : STD_LOGIC_VECTOR (21 downto 0) := (others=>'0');
77     SIGNAL microIR_out : STD_LOGIC_VECTOR (21 downto 0) := (others=>'0');
78
79     SIGNAL CC_validation : STD_LOGIC := '0';
80     SIGNAL next_Address_LSB : STD_LOGIC := '0';
81     SIGNAL next_Address_MSB : STD_LOGIC_VECTOR (2 downto 0) := (others=>'0');
82
83     SIGNAL dp_STATUS : STD_LOGIC_VECTOR (1 downto 0) := (others=>'0');
84
85     begin
86         dp_STATUS(0) <= START;
87         dp_STATUS(1) <= SF_2H_1L;
88
89         INSTRUCTION_OUT <= microIR_out (20 downto 4);
90         CC_validation <= microIR_out (21);
91         next_Address_LSB <= microIR_out (0);
92
93         next_Address_MSB(2 downto 0) <= microIR_out (3 downto 1);
94
95         microAR_in_MSB <= next_Address_MSB;
96         microAR_in_LSB <= status_PLA_LSB_out;
97
98         microIR_in <= PLA_ROM_mux_out;
99
100     --PLA
101     pm_PLA : BFLY_CU_LATE_STATUS_PLA
102     port map (
103         STATUS => dp_STATUS,
104         LSB_in => next_Address_LSB,
105         CC_Validation_in => CC_validation,
106         CC_Validation_out => status_PLA_CC_validation_out,
107         LSB_out => status_PLA_LSB_out
108     );
109
110     --ROM della PLA
111     pm_CU_ROM : BFLY_CU_ROM

```

```

112     generic map(
113         in_length => 3,
114         next_Address_length => 3,
115         out_length => 22
116     )
117     port map (
118         A => microAR_out_MSB,
119         OUT_EVEN => PLA_ROM_out_even,
120         OUT_ODD => PLA_ROM_out_odd
121     );
122
123     --Registro del uAR eccetto l'LSB
124     pm_microAR_MSB_reg : FD
125     generic map (
126         bus_length => 3
127     )
128     port map (
129         D => microAR_in_MSB,
130         E => '1',
131         CK => CK,
132         Q => microAR_out_MSB
133     );
134
135     --Registro dell'LSB del uAR
136     FF_D_uAR: process(CK)
137     begin
138         if CK'event and CK='1' then -- positive edge triggered:
139             microAR_out_LSB <= microAR_in_LSB;
140         end if;
141     end process;
142
143     --Registro del uIR
144     pm_microIR_reg : FD
145     generic map (
146         bus_length => 22
147     )
148     port map (
149         D => microIR_in,
150         E => '1',
151         CK => CK,
152         Q => microIR_out
153     );
154
155     --MUX a due ingressi a 21 bit, che seleziona tra l'uscita pari o dispari della ROM
156     pm_ROM_mux : MUX_2
157     generic map (
158         bus_length => 22
159     )
160     port map (
161         A => PLA_ROM_out_odd,
162         B => PLA_ROM_out_even,
163         S => CC_mux_out,
164         Q => PLA_ROM_mux_out
165     );
166
167     --MUX a due ingressi a 1 bit
168     --L'uscita e' il segnale di select per il MUX even/odd della ROM
169     CC_mux_out <= microAR_out_LSB when status_PLA_CC_validation_out = '0' else
170         status_PLA_LSB_out;
171
172 end structural;

```

Listing 11: Control Unit datapath

## 7.7.2 ROM

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7  use IEEE.numeric_std.all;
8
9
10 entity BFLY_CU_ROM is
11     generic(
12         in_length: INTEGER:= 3;
13         next_Address_length :INTEGER := 3;
14         out_length: INTEGER:= 22
15     );
16     port (  A:          in          STD_LOGIC_VECTOR ((in_length-1) downto 0);
17             OUT_EVEN:    out        STD_LOGIC_VECTOR ((out_length-1) downto 0);
18             OUT_ODD:     out        STD_LOGIC_VECTOR ((out_length-1) downto 0)
19     );
20 end BFLY_CU_ROM;
21
22
23 architecture behavioral of BFLY_CU_ROM is
24
25     SIGNAL out_tmp_even, out_tmp_odd : STD_LOGIC_VECTOR ((out_length-1) downto 0) := (
26         others=>'0');
27     SIGNAL next_Address_even, next_Address_odd : STD_LOGIC_VECTOR ((
28         next_Address_length-1) downto 0) := (others=>'0');
29
30     SIGNAL REG_IN_even, SUM_REG_even, AR_SEL_even, BR_SEL_even, WR_SEL_even,
31         MS_DIFFp_even, AS_SUM_SEL_even, SD_ROUND_SEL_even, REG_RND_BR_even,
32         REG_RND_BI_even, REG_RND_AR_even, REG_RND_AI_even, SHIFT_even, DONE_even :
33         STD_LOGIC := '0';
34     SIGNAL REG_IN_odd, SUM_REG_odd, AR_SEL_odd, BR_SEL_odd, WR_SEL_odd, MS_DIFFp_odd,
35         AS_SUM_SEL_odd, SD_ROUND_SEL_odd, REG_RND_BR_odd, REG_RND_BI_odd,
36         REG_RND_AR_odd, REG_RND_AI_odd, SHIFT_odd, DONE_odd : STD_LOGIC := '0';
37     SIGNAL SF_2H_1L_even, SF_2H_1L_odd : STD_LOGIC := '0';
38
39     SIGNAL MSD_DIFFm_even, MSD_DIFFm_odd : STD_LOGIC_VECTOR (1 downto 0) := "00";
40
41     SIGNAL CC_Validation_even, CC_Validation_odd : STD_LOGIC := '0';
42
43     begin
44
45         OUT_EVEN <= out_tmp_even;
46         OUT_ODD <= out_tmp_odd;
47
48         --CC validation
49         out_tmp_even(21) <= CC_Validation_even;
50
51         --Instruction part
52         out_tmp_even(20) <= SF_2H_1L_even;
53         out_tmp_even(19) <= REG_IN_even;
54         out_tmp_even(18) <= SUM_REG_even;
55         out_tmp_even(17) <= AR_SEL_even;
56         out_tmp_even(16) <= BR_SEL_even;
57         out_tmp_even(15) <= WR_SEL_even;
58         out_tmp_even(14) <= MS_DIFFp_even;
59         out_tmp_even(13 downto 12) <= MSD_DIFFm_even;
60         out_tmp_even(11) <= AS_SUM_SEL_even;
61         out_tmp_even(10) <= SD_ROUND_SEL_even;
62         out_tmp_even(9) <= REG_RND_BR_even;

```

```

58     out_tmp_even(8) <= REG_RND_BI_even;
59     out_tmp_even(7) <= REG_RND_AR_even;
60     out_tmp_even(6) <= REG_RND_AI_even;
61     out_tmp_even(5) <= SHIFT_even;
62     out_tmp_even(4) <= DONE_even;
63
64     --Next address
65     out_tmp_even((next_Address_length) downto 1) <= next_Address_even;
66     out_tmp_even(0) <= '0';
67
68
69
70
71     --CC validation
72     out_tmp_odd(21) <= CC_Validation_odd;
73
74     --Instruction part
75     out_tmp_odd(20) <= SF_2H_1L_odd;
76     out_tmp_odd(19) <= REG_IN_odd;
77     out_tmp_odd(18) <= SUM_REG_odd;
78     out_tmp_odd(17) <= AR_SEL_odd;
79     out_tmp_odd(16) <= BR_SEL_odd;
80     out_tmp_odd(15) <= WR_SEL_odd;
81     out_tmp_odd(14) <= MS_DIFFp_odd;
82     out_tmp_odd(13 downto 12) <= MSD_DIFFm_odd;
83     out_tmp_odd(11) <= AS_SUM_SEL_odd;
84     out_tmp_odd(10) <= SD_ROUND_SEL_odd;
85     out_tmp_odd(9) <= REG_RND_BR_odd;
86     out_tmp_odd(8) <= REG_RND_BI_odd;
87     out_tmp_odd(7) <= REG_RND_AR_odd;
88     out_tmp_odd(6) <= REG_RND_AI_odd;
89     out_tmp_odd(5) <= SHIFT_odd;
90     out_tmp_odd(4) <= DONE_odd;
91
92     --Next address
93     out_tmp_odd((next_Address_length) downto 1) <= next_Address_odd;
94     out_tmp_odd(0) <= '1';
95
96     p_rom : process (A)
97     begin
98         if A = "000" then                                     --IDLE / START
99
100             --IDLE
101             SF_2H_1L_even <= '0';
102             CC_Validation_even <= '0';
103             REG_IN_even <= '0';
104             SUM_REG_even <= '0';
105             AR_SEL_even <= '0';
106             BR_SEL_even <= '0';
107             WR_SEL_even <= '0';
108             MS_DIFFp_even <= '0';
109             MSD_DIFFm_even <= "00";
110             AS_SUM_SEL_even <= '0';
111             SD_ROUND_SEL_even <= '0';
112             REG_RND_BR_even <= '0';
113             REG_RND_BI_even <= '0';
114             REG_RND_AR_even <= '0';
115             REG_RND_AI_even <= '0';
116             SHIFT_even <= '0';
117             DONE_even <= '0';
118             next_Address_even <= "000";
119
120             --START
121             SF_2H_1L_odd <= '0';
122             CC_Validation_odd <= '1';
123             REG_IN_odd <= '1';

```

```

124         SUM_REG_odd <= '0';
125         AR_SEL_odd <= '0';
126         BR_SEL_odd <= '0';
127         WR_SEL_odd <= '0';
128         MS_DIFFp_odd <= '0';
129         MSD_DIFFm_odd <= "00";
130         AS_SUM_SEL_odd <= '0';
131         SD_ROUND_SEL_odd <= '0';
132         REG_RND_BR_odd <= '0';
133         REG_RND_BI_odd <= '0';
134         REG_RND_AR_odd <= '0';
135         REG_RND_AI_odd <= '0';
136         SHIFT_odd <= '0';
137         DONE_odd <= '0';
138         next_Address_odd <= "001";
139
140
141     elsif A = "001" then                                --M1,SH0 / M1,SH1
142
143         --M1, SH0
144         SF_2H_1L_even <= '0';
145         CC_Validation_even <= '0';
146         REG_IN_even <= '0';
147         SUM_REG_even <= '0';
148         AR_SEL_even <= '0';
149         BR_SEL_even <= '1';
150         WR_SEL_even <= '1';
151         MS_DIFFp_even <= '0';
152         MSD_DIFFm_even <= "00";
153         AS_SUM_SEL_even <= '0';
154         SD_ROUND_SEL_even <= '0';
155         REG_RND_BR_even <= '0';
156         REG_RND_BI_even <= '0';
157         REG_RND_AR_even <= '0';
158         REG_RND_AI_even <= '0';
159         SHIFT_even <= '0';
160         DONE_even <= '0';
161         next_Address_even <= "010";
162
163         --M1, SH1
164         SF_2H_1L_odd <= '1';
165         CC_Validation_odd <= '0';
166         REG_IN_odd <= '0';
167         SUM_REG_odd <= '0';
168         AR_SEL_odd <= '0';
169         BR_SEL_odd <= '1';
170         WR_SEL_odd <= '1';
171         MS_DIFFp_odd <= '0';
172         MSD_DIFFm_odd <= "00";
173         AS_SUM_SEL_odd <= '0';
174         SD_ROUND_SEL_odd <= '0';
175         REG_RND_BR_odd <= '0';
176         REG_RND_BI_odd <= '0';
177         REG_RND_AR_odd <= '0';
178         REG_RND_AI_odd <= '0';
179         SHIFT_odd <= '0';
180         DONE_odd <= '0';
181         next_Address_odd <= "010";
182
183
184     elsif A = "010" then                                --M2 / M3
185
186         --M2
187         SF_2H_1L_even <= '0';
188         CC_Validation_even <= '1';
189         REG_IN_even <= '0';

```

```

190     SUM_REG_even <= '0';
191     AR_SEL_even <= '0';
192     BR_SEL_even <= '1';
193     WR_SEL_even <= '0';
194     MS_DIFFp_even <= '0';
195     MSD_DIFFm_even <= "00";
196     AS_SUM_SEL_even <= '0';
197     SD_ROUND_SEL_even <= '0';
198     REG_RND_BR_even <= '0';
199     REG_RND_BI_even <= '0';
200     REG_RND_AR_even <= '0';
201     REG_RND_AI_even <= '0';
202     SHIFT_even <= '0';
203     DONE_even <= '0';
204     next_Address_even <= "010";
205
206     --M3
207     SF_2H_1L_odd <= '0';
208     CC_Validation_odd <= '0';
209     REG_IN_odd <= '0';
210     SUM_REG_odd <= '0';
211     AR_SEL_odd <= '0';
212     BR_SEL_odd <= '0';
213     WR_SEL_odd <= '0';
214     MS_DIFFp_odd <= '0';
215     MSD_DIFFm_odd <= "00";
216     AS_SUM_SEL_odd <= '0';
217     SD_ROUND_SEL_odd <= '0';
218     REG_RND_BR_odd <= '0';
219     REG_RND_BI_odd <= '0';
220     REG_RND_AR_odd <= '0';
221     REG_RND_AI_odd <= '0';
222     SHIFT_odd <= '0';
223     DONE_odd <= '0';
224     next_Address_odd <= "011";
225
226
227     elsif A = "011" then --M4,S1 / S2
228
229         --M4, S1
230         SF_2H_1L_even <= '0';
231         CC_Validation_even <= '1';
232         REG_IN_even <= '0';
233         SUM_REG_even <= '0';
234         AR_SEL_even <= '1';
235         BR_SEL_even <= '0';
236         WR_SEL_even <= '1';
237         MS_DIFFp_even <= '0';
238         MSD_DIFFm_even <= "00";
239         AS_SUM_SEL_even <= '1';
240         SD_ROUND_SEL_even <= '0';
241         REG_RND_BR_even <= '0';
242         REG_RND_BI_even <= '0';
243         REG_RND_AR_even <= '0';
244         REG_RND_AI_even <= '0';
245         SHIFT_even <= '0';
246         DONE_even <= '0';
247         next_Address_even <= "011";
248
249         --S2
250         SF_2H_1L_odd <= '0';
251         CC_Validation_odd <= '0';
252         REG_IN_odd <= '0';
253         SUM_REG_odd <= '0';
254         AR_SEL_odd <= '0';
255         BR_SEL_odd <= '0';

```

```

256         WR_SEL_odd <= '0';
257         MS_DIFFp_odd <= '0';
258         MSD_DIFFm_odd <= "00";
259         AS_SUM_SEL_odd <= '1';
260         SD_ROUND_SEL_odd <= '0';
261         REG_RND_BR_odd <= '0';
262         REG_RND_BI_odd <= '0';
263         REG_RND_AR_odd <= '0';
264         REG_RND_AI_odd <= '0';
265         SHIFT_odd <= '0';
266         DONE_odd <= '0';
267         next_Address_odd <= "100";
268
269
270     elsif A = "100" then                                     --M5,D1 / M6,S3
271
272         --M5, D1
273         SF_2H_1L_even <= '0';
274         CC_Validation_even <= '1';
275         REG_IN_even <= '0';
276         SUM_REG_even <= '0';
277         AR_SEL_even <= '1';
278         BR_SEL_even <= '0';
279         WR_SEL_even <= '0';
280         MS_DIFFp_even <= '0';
281         MSD_DIFFm_even <= "00";
282         AS_SUM_SEL_even <= '0';
283         SD_ROUND_SEL_even <= '0';
284         REG_RND_BR_even <= '0';
285         REG_RND_BI_even <= '0';
286         REG_RND_AR_even <= '0';
287         REG_RND_AI_even <= '0';
288         SHIFT_even <= '1';
289         DONE_even <= '0';
290         next_Address_even <= "100";
291
292         --M6, S3
293         SF_2H_1L_odd <= '0';
294         CC_Validation_odd <= '0';
295         REG_IN_odd <= '0';
296         SUM_REG_odd <= '0';
297         AR_SEL_odd <= '0';
298         BR_SEL_odd <= '0';
299         WR_SEL_odd <= '0';
300         MS_DIFFp_odd <= '0';
301         MSD_DIFFm_odd <= "00";                                     --Product
302         AS_SUM_SEL_odd <= '0';
303         SD_ROUND_SEL_odd <= '0';
304         REG_RND_BR_odd <= '0';
305         REG_RND_BI_odd <= '0';
306         REG_RND_AR_odd <= '0';
307         REG_RND_AI_odd <= '0';
308         SHIFT_odd <= '1';
309         DONE_odd <= '0';
310         next_Address_odd <= "101";
311
312
313     elsif A = "101" then                                     --D2,SH1 / D3,SH2
314
315         --D2, SH1
316         SF_2H_1L_even <= '0';
317         CC_Validation_even <= '1';
318         REG_IN_even <= '0';
319         SUM_REG_even <= '0';
320         AR_SEL_even <= '0';
321         BR_SEL_even <= '0';

```



```

322     WR_SEL_even <= '0';
323     MS_DIFFp_even <= '1';
324     MSD_DIFFm_even <= "10";           --Difference
325     AS_SUM_SEL_even <= '0';
326     SD_ROUND_SEL_even <= '0';
327     REG_RND_BR_even <= '0';
328     REG_RND_BI_even <= '0';
329     REG_RND_AR_even <= '0';
330     REG_RND_AI_even <= '0';
331     SHIFT_even <= '0';
332     DONE_even <= '0';
333     next_Address_even <= "101";
334
335     --D3, SH2
336     SF_2H_1L_odd <= '0';
337     CC_Validation_odd <= '0';
338     REG_IN_odd <= '0';
339     SUM_REG_odd <= '0';
340     AR_SEL_odd <= '0';
341     BR_SEL_odd <= '0';
342     WR_SEL_odd <= '0';
343     MS_DIFFp_odd <= '1';
344     MSD_DIFFm_odd <= "01";           --Sum
345     AS_SUM_SEL_odd <= '0';
346     SD_ROUND_SEL_odd <= '1';
347     REG_RND_BR_odd <= '0';
348     REG_RND_BI_odd <= '0';
349     REG_RND_AR_odd <= '1';
350     REG_RND_AI_odd <= '0';
351     SHIFT_odd <= '0';
352     DONE_odd <= '0';
353     next_Address_odd <= "110";
354
355
356     elsif A = "110" then           --SH3 / SH4
357
358         --SH3
359         SF_2H_1L_even <= '0';
360         CC_Validation_even <= '1';
361         REG_IN_even <= '0';
362         SUM_REG_even <= '0';
363         AR_SEL_even <= '0';
364         BR_SEL_even <= '0';
365         WR_SEL_even <= '0';
366         MS_DIFFp_even <= '0';
367         MSD_DIFFm_even <= "00";
368         AS_SUM_SEL_even <= '0';
369         SD_ROUND_SEL_even <= '0';
370         REG_RND_BR_even <= '1';
371         REG_RND_BI_even <= '0';
372         REG_RND_AR_even <= '0';
373         REG_RND_AI_even <= '0';
374         SHIFT_even <= '0';
375         DONE_even <= '0';
376         next_Address_even <= "110";
377
378         --SH4
379         SF_2H_1L_odd <= '0';
380         CC_Validation_odd <= '0';
381         REG_IN_odd <= '0';
382         SUM_REG_odd <= '0';
383         AR_SEL_odd <= '0';
384         BR_SEL_odd <= '0';
385         WR_SEL_odd <= '0';
386         MS_DIFFp_odd <= '0';
387         MSD_DIFFm_odd <= "00";

```

```

388         AS_SUM_SEL_odd <= '0';
389         SD_ROUND_SEL_odd <= '0';
390         REG_RND_BR_odd <= '0';
391         REG_RND_BI_odd <= '0';
392         REG_RND_AR_odd <= '0';
393         REG_RND_AI_odd <= '1';
394         SHIFT_odd <= '0';
395         DONE_odd <= '0';
396         next_Address_odd <= "111";
397
398
399     elsif A = "111" then                                     --DONE
400
401         --DONE
402         SF_2H_1L_even <= '0';
403         CC_Validation_even <= '0';
404         REG_IN_even <= '0';
405         SUM_REG_even <= '0';
406         AR_SEL_even <= '0';
407         BR_SEL_even <= '0';
408         WR_SEL_even <= '0';
409         MS_DIFFp_even <= '0';
410         MSD_DIFFm_even <= "00";
411         AS_SUM_SEL_even <= '0';
412         SD_ROUND_SEL_even <= '0';
413         REG_RND_BR_even <= '0';
414         REG_RND_BI_even <= '1';
415         REG_RND_AR_even <= '0';
416         REG_RND_AI_even <= '0';
417         SHIFT_even <= '0';
418         DONE_even <= '1';
419         next_Address_even <= "000";
420
421         --UNUSED
422         SF_2H_1L_odd <= '0';
423         CC_Validation_odd <= '0';
424         REG_IN_odd <= '0';
425         SUM_REG_odd <= '0';
426         AR_SEL_odd <= '0';
427         BR_SEL_odd <= '0';
428         WR_SEL_odd <= '0';
429         MS_DIFFp_odd <= '0';
430         MSD_DIFFm_odd <= "00";
431         AS_SUM_SEL_odd <= '0';
432         SD_ROUND_SEL_odd <= '0';
433         REG_RND_BR_odd <= '0';
434         REG_RND_BI_odd <= '0';
435         REG_RND_AR_odd <= '0';
436         REG_RND_AI_odd <= '0';
437         SHIFT_odd <= '0';
438         DONE_odd <= '0';
439         next_Address_odd <= "000";
440
441     else
442
443         --DONE
444         SF_2H_1L_even <= '0';
445         CC_Validation_even <= '0';
446         REG_IN_even <= '0';
447         SUM_REG_even <= '0';
448         AR_SEL_even <= '0';
449         BR_SEL_even <= '0';
450         WR_SEL_even <= '0';
451         MS_DIFFp_even <= '0';
452         MSD_DIFFm_even <= "00";
453         AS_SUM_SEL_even <= '0';

```

```

454         SD_ROUND_SEL_even <= '0';
455         REG_RND_BR_even <= '0';
456         REG_RND_BI_even <= '0';
457         REG_RND_AR_even <= '0';
458         REG_RND_AI_even <= '0';
459         SHIFT_even <= '0';
460         DONE_even <= '0';
461         next_Address_even <= "000";
462
463         SF_2H_1L_odd <= '0';
464         CC_Validation_odd <= '0';
465         REG_IN_odd <= '0';
466         SUM_REG_odd <= '0';
467         AR_SEL_odd <= '0';
468         BR_SEL_odd <= '0';
469         WR_SEL_odd <= '0';
470         MS_DIFFp_odd <= '0';
471         MSD_DIFFm_odd <= "00";
472         AS_SUM_SEL_odd <= '0';
473         SD_ROUND_SEL_odd <= '0';
474         REG_RND_BR_odd <= '0';
475         REG_RND_BI_odd <= '0';
476         REG_RND_AR_odd <= '0';
477         REG_RND_AI_odd <= '0';
478         SHIFT_odd <= '0';
479         DONE_odd <= '0';
480         next_Address_odd <= "000";
481
482     end if;
483 end process;
484
485
486 end behavioral;

```

Listing 12: Control Unit ROM

### 7.7.3 PLA

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7  use IEEE.numeric_std.all;
8
9
10 entity BFLY_CU_LATE_STATUS_PLA is
11     port ( STATUS: in STD_LOGIC_VECTOR(1 downto 0);
12           LSB_in: in STD_LOGIC;
13           CC_Validation_in: in STD_LOGIC;
14           CC_Validation_out: out STD_LOGIC;
15           LSB_out: out STD_LOGIC
16         );
17 end BFLY_CU_LATE_STATUS_PLA;
18
19
20 architecture behavioral of BFLY_CU_LATE_STATUS_PLA is
21
22     SIGNAL START, SF_2H_1L : STD_LOGIC := '0';
23
24     begin
25
26         START <= STATUS(0);
27         SF_2H_1L <= STATUS(1);

```

```

28         LSB_out <= (CC_Validation_in AND (NOT LSB_in)) OR (CC_Validation_in AND
29             SF_2H_1L) OR ((NOT LSB_in) AND START);
30         CC_Validation_out <= NOT(LSB_in);
31
32     end behavioral;

```

Listing 13: Control Unit PLA

#### 7.7.4 Test Bench della Control Unit

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all; -- libreria IEEE con definizione tipi standard logic
7  use IEEE.numeric_std.all;
8
9
10 entity tb_CU is
11     end tb_CU;
12
13 -----
14
15 architecture behavioral of tb_CU is
16
17     component BFLY_CU_DATAPATH is
18     port ( START: in STD_LOGIC;
19           SF_2H_1L: in STD_LOGIC;
20           CK: in STD_LOGIC;
21           INSTRUCTION_OUT: out STD_LOGIC_VECTOR(16 downto 0)
22           );
23     end component;
24
25     constant period : time := 100 ns;
26
27     SIGNAL TB_CLK, TB_SF_2H_1L, TB_START : STD_LOGIC := '0';
28     SIGNAL TB_INSTRUCTION_OUT: STD_LOGIC_VECTOR(16 downto 0) := (others=>'0');
29
30     SIGNAL REG_IN, SUM_REG, AR_SEL, BR_SEL, WR_SEL, MS_DIFFp, AS_SUM_SEL, SD_ROUND_SEL
31         , REG_RND_BR, REG_RND_BI, REG_RND_AR, REG_RND_AI, SHIFT, DONE : STD_LOGIC :=
32         '0';
33     SIGNAL MSD_DIFFm : STD_LOGIC_VECTOR (1 downto 0) := "00";
34     SIGNAL SF_2H_1L_out : STD_LOGIC := '0';
35
36     begin
37
38         --Instruction part
39         SF_2H_1L_out <= TB_INSTRUCTION_OUT(16);
40         REG_IN <= TB_INSTRUCTION_OUT(15);
41         SUM_REG <= TB_INSTRUCTION_OUT(14);
42         AR_SEL <= TB_INSTRUCTION_OUT(13);
43         BR_SEL <= TB_INSTRUCTION_OUT(12);
44         WR_SEL <= TB_INSTRUCTION_OUT(11);
45         MS_DIFFp <= TB_INSTRUCTION_OUT(10);
46         MSD_DIFFm <= TB_INSTRUCTION_OUT(9 downto 8);
47         AS_SUM_SEL <= TB_INSTRUCTION_OUT(7);
48         SD_ROUND_SEL <= TB_INSTRUCTION_OUT(6);
49         REG_RND_BR <= TB_INSTRUCTION_OUT(5);
50         REG_RND_BI <= TB_INSTRUCTION_OUT(4);
51         REG_RND_AR <= TB_INSTRUCTION_OUT(3);
52         REG_RND_AI <= TB_INSTRUCTION_OUT(2);
53         SHIFT <= TB_INSTRUCTION_OUT(1);
54         DONE <= TB_INSTRUCTION_OUT(0);

```

```

53
54
55     TB_CLK <= not TB_CLK after period/2;
56
57     process
58     begin
59         wait for period*3;
60         TB_START <= '1';
61         wait for period*1;
62         TB_START <= '0';
63         wait for period*20;
64     end process;
65
66
67     pm_CU : BFLY_CU_DATAPATH port map (
68         TB_START,
69         TB_SF_2H_1L ,
70         TB_CLK,
71         TB_INSTRUCTION_OUT
72     );
73
74 end behavioral;

```

Listing 14: Test Bench della Control Unit

## 7.8 FFT

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all; -- libreria IEEE con definizione tipi standard logic
7  use IEEE.numeric_std.all;
8
9
10 entity BFLY_TOP_ENTITY is
11 port(
12     x0r_in : in STD_LOGIC_VECTOR (23 downto 0);
13     x0i_in : in STD_LOGIC_VECTOR (23 downto 0);
14
15     x1r_in : in STD_LOGIC_VECTOR (23 downto 0);
16     x1i_in : in STD_LOGIC_VECTOR (23 downto 0);
17
18     x2r_in : in STD_LOGIC_VECTOR (23 downto 0);
19     x2i_in : in STD_LOGIC_VECTOR (23 downto 0);
20
21     x3r_in : in STD_LOGIC_VECTOR (23 downto 0);
22     x3i_in : in STD_LOGIC_VECTOR (23 downto 0);
23
24     x4r_in : in STD_LOGIC_VECTOR (23 downto 0);
25     x4i_in : in STD_LOGIC_VECTOR (23 downto 0);
26
27     x5r_in : in STD_LOGIC_VECTOR (23 downto 0);
28     x5i_in : in STD_LOGIC_VECTOR (23 downto 0);
29
30     x6r_in : in STD_LOGIC_VECTOR (23 downto 0);
31     x6i_in : in STD_LOGIC_VECTOR (23 downto 0);
32
33     x7r_in : in STD_LOGIC_VECTOR (23 downto 0);
34     x7i_in : in STD_LOGIC_VECTOR (23 downto 0);
35
36     x8r_in : in STD_LOGIC_VECTOR (23 downto 0);
37     x8i_in : in STD_LOGIC_VECTOR (23 downto 0);
38

```

```
39      x9r_in : in STD_LOGIC_VECTOR (23 downto 0);
40      x9i_in : in STD_LOGIC_VECTOR (23 downto 0);
41
42      x10r_in : in STD_LOGIC_VECTOR (23 downto 0);
43      x10i_in : in STD_LOGIC_VECTOR (23 downto 0);
44
45      x11r_in : in STD_LOGIC_VECTOR (23 downto 0);
46      x11i_in : in STD_LOGIC_VECTOR (23 downto 0);
47
48      x12r_in : in STD_LOGIC_VECTOR (23 downto 0);
49      x12i_in : in STD_LOGIC_VECTOR (23 downto 0);
50
51      x13r_in : in STD_LOGIC_VECTOR (23 downto 0);
52      x13i_in : in STD_LOGIC_VECTOR (23 downto 0);
53
54      x14r_in : in STD_LOGIC_VECTOR (23 downto 0);
55      x14i_in : in STD_LOGIC_VECTOR (23 downto 0);
56
57      x15r_in : in STD_LOGIC_VECTOR (23 downto 0);
58      x15i_in : in STD_LOGIC_VECTOR (23 downto 0);
59
60      Clock, START : in STD_LOGIC;
61
62      x0r_out : out STD_LOGIC_VECTOR (23 downto 0);
63      x0i_out : out STD_LOGIC_VECTOR (23 downto 0);
64
65      x1r_out : out STD_LOGIC_VECTOR (23 downto 0);
66      x1i_out : out STD_LOGIC_VECTOR (23 downto 0);
67
68      x2r_out : out STD_LOGIC_VECTOR (23 downto 0);
69      x2i_out : out STD_LOGIC_VECTOR (23 downto 0);
70
71      x3r_out : out STD_LOGIC_VECTOR (23 downto 0);
72      x3i_out : out STD_LOGIC_VECTOR (23 downto 0);
73
74      x4r_out : out STD_LOGIC_VECTOR (23 downto 0);
75      x4i_out : out STD_LOGIC_VECTOR (23 downto 0);
76
77      x5r_out : out STD_LOGIC_VECTOR (23 downto 0);
78      x5i_out : out STD_LOGIC_VECTOR (23 downto 0);
79
80      x6r_out : out STD_LOGIC_VECTOR (23 downto 0);
81      x6i_out : out STD_LOGIC_VECTOR (23 downto 0);
82
83      x7r_out : out STD_LOGIC_VECTOR (23 downto 0);
84      x7i_out : out STD_LOGIC_VECTOR (23 downto 0);
85
86      x8r_out : out STD_LOGIC_VECTOR (23 downto 0);
87      x8i_out : out STD_LOGIC_VECTOR (23 downto 0);
88
89      x9r_out : out STD_LOGIC_VECTOR (23 downto 0);
90      x9i_out : out STD_LOGIC_VECTOR (23 downto 0);
91
92      x10r_out : out STD_LOGIC_VECTOR (23 downto 0);
93      x10i_out : out STD_LOGIC_VECTOR (23 downto 0);
94
95      x11r_out : out STD_LOGIC_VECTOR (23 downto 0);
96      x11i_out : out STD_LOGIC_VECTOR (23 downto 0);
97
98      x12r_out : out STD_LOGIC_VECTOR (23 downto 0);
99      x12i_out : out STD_LOGIC_VECTOR (23 downto 0);
100
101      x13r_out : out STD_LOGIC_VECTOR (23 downto 0);
102      x13i_out : out STD_LOGIC_VECTOR (23 downto 0);
103
104      x14r_out : out STD_LOGIC_VECTOR (23 downto 0);
```

```

105         x14i_out : out STD_LOGIC_VECTOR (23 downto 0);
106
107         x15r_out : out STD_LOGIC_VECTOR (23 downto 0);
108         x15i_out : out STD_LOGIC_VECTOR (23 downto 0);
109
110         DONE : out STD_LOGIC
111     );
112 end      BFLY_TOP_ENTITY;
113
114 -----
115
116 architecture structural of BFLY_TOP_ENTITY is
117
118     component bfly_datapath is
119     port(
120         Br_in, Bi_in, Ar_in, Ai_in, Wr_in, Wi_in : in STD_LOGIC_VECTOR (23 downto
121             0);
122         Clock, START, SF_2H_1L : in STD_LOGIC;
123         Br_out, Bi_out, Ar_out, Ai_out : out STD_LOGIC_VECTOR (23 downto 0);
124         DONE : out STD_LOGIC
125     );
126 end      component;
127
128     type sampleArray is array (15 downto 0) of STD_LOGIC_VECTOR (23 downto 0);
129     signal W_r, W_i : sampleArray := (others => (others => '0'));
130
131     type outputArray is array (31 downto 0) of STD_LOGIC_VECTOR (23 downto 0);
132     signal Ar_out1, Ai_out1, Br_out1, Bi_out1 : outputArray := (others => (others
133         => '0'));
134
135     signal DONE_out : STD_LOGIC_VECTOR (31 downto 0) := (others => '0');
136
137 begin
138
139     Ar_out1(0) <= x0r_in;
140     Ai_out1(0) <= x0i_in;
141     Ar_out1(1) <= x1r_in;
142     Ai_out1(1) <= x1i_in;
143     Ar_out1(2) <= x2r_in;
144     Ai_out1(2) <= x2i_in;
145     Ar_out1(3) <= x3r_in;
146     Ai_out1(3) <= x3i_in;
147     Ar_out1(4) <= x4r_in;
148     Ai_out1(4) <= x4i_in;
149     Ar_out1(5) <= x5r_in;
150     Ai_out1(5) <= x5i_in;
151     Ar_out1(6) <= x6r_in;
152     Ai_out1(6) <= x6i_in;
153     Ar_out1(7) <= x7r_in;
154     Ai_out1(7) <= x7i_in;
155
156     Br_out1(0) <= x8r_in;
157     Bi_out1(0) <= x8i_in;
158     Br_out1(1) <= x9r_in;
159     Bi_out1(1) <= x9i_in;
160     Br_out1(2) <= x10r_in;
161     Bi_out1(2) <= x10i_in;
162     Br_out1(3) <= x11r_in;
163     Bi_out1(3) <= x11i_in;
164     Br_out1(4) <= x12r_in;
165     Bi_out1(4) <= x12i_in;
166     Br_out1(5) <= x13r_in;
167     Bi_out1(5) <= x13i_in;
168     Br_out1(6) <= x14r_in;
169     Bi_out1(6) <= x14i_in;

```

```

169     Br_out1(7) <= x15r_in;
170     Bi_out1(7) <= x15i_in;
171
172
173     gen_bfly1a : for j in 0 to 3 generate
174     pm_bfly1a_j : bfly_datapath port map (
175         Br_in => Br_out1(j),
176         Bi_in => Bi_out1(j),
177         Ar_in => Ar_out1(j),
178         Ai_in => Ai_out1(j),
179         Wr_in => W_r(0),
180         Wi_in => W_i(0),
181         Clock => Clock,
182         START => START,
183         SF_2H_1L => '1',
184         Br_out => Ar_out1(12+j),
185         Bi_out => Ai_out1(12+j),
186         Ar_out => Ar_out1(8+j),
187         Ai_out => Ai_out1(8+j),
188         DONE => DONE_out(j)
189     );
190     end generate;
191
192     gen_bfly1b : for j in 0 to 3 generate
193     pm_bfly1b_j : bfly_datapath port map (
194         Br_in => Br_out1(4+j),
195         Bi_in => Bi_out1(4+j),
196         Ar_in => Ar_out1(4+j),
197         Ai_in => Ai_out1(4+j),
198         Wr_in => W_r(0),
199         Wi_in => W_i(0),
200         Clock => Clock,
201         START => START,
202         SF_2H_1L => '1',
203         Br_out => Br_out1(12+j),
204         Bi_out => Bi_out1(12+j),
205         Ar_out => Br_out1(8+j),
206         Ai_out => Bi_out1(8+j),
207         DONE => DONE_out(4+j)
208     );
209     end generate;
210
211     -----
212
213     gen_bfly2a : for j in 0 to 1 generate
214     pm_bfly2a_j : bfly_datapath port map (
215         Br_in => Br_out1(8+j),
216         Bi_in => Bi_out1(8+j),
217         Ar_in => Ar_out1(8+j),
218         Ai_in => Ai_out1(8+j),
219         Wr_in => W_r(0),
220         Wi_in => W_i(0),
221         Clock => Clock,
222         START => DONE_out(0+j),
223         SF_2H_1L => '0',
224         Br_out => Ar_out1(18+j),
225         Bi_out => Ai_out1(18+j),
226         Ar_out => Ar_out1(16+j),
227         Ai_out => Ai_out1(16+j),
228         DONE => DONE_out(8+j)
229     );
230     end generate;
231
232     gen_bfly2b : for j in 0 to 1 generate
233     pm_bfly2b_j : bfly_datapath port map (
234         Br_in => Br_out1(10+j),

```



```

235         Bi_in => Bi_out1(10+j),
236         Ar_in => Ar_out1(10+j),
237         Ai_in => Ai_out1(10+j),
238         Wr_in => W_r(0),
239         Wi_in => W_i(0),
240         Clock => Clock,
241         START => DONE_out(2+j),
242         SF_2H_1L => '0',
243         Br_out => Br_out1(18+j),
244         Bi_out => Bi_out1(18+j),
245         Ar_out => Br_out1(16+j),
246         Ai_out => Bi_out1(16+j),
247         DONE => DONE_out(10+j)
248     );
249     end generate;
250
251     gen_bfly2c : for j in 0 to 1 generate
252     pm_bfly2c_j : bfly_datapath port map (
253         Br_in => Br_out1(12+j),
254         Bi_in => Bi_out1(12+j),
255         Ar_in => Ar_out1(12+j),
256         Ai_in => Ai_out1(12+j),
257         Wr_in => W_r(4),
258         Wi_in => W_i(4),
259         Clock => Clock,
260         START => DONE_out(4+j),
261         SF_2H_1L => '0',
262         Br_out => Ar_out1(22+j),
263         Bi_out => Ai_out1(22+j),
264         Ar_out => Ar_out1(20+j),
265         Ai_out => Ai_out1(20+j),
266         DONE => DONE_out(12+j)
267     );
268     end generate;
269
270     gen_bfly2d : for j in 0 to 1 generate
271     pm_bfly2d_j : bfly_datapath port map (
272         Br_in => Br_out1(14+j),
273         Bi_in => Bi_out1(14+j),
274         Ar_in => Ar_out1(14+j),
275         Ai_in => Ai_out1(14+j),
276         Wr_in => W_r(4),
277         Wi_in => W_i(4),
278         Clock => Clock,
279         START => DONE_out(6+j),
280         SF_2H_1L => '0',
281         Br_out => Br_out1(22+j),
282         Bi_out => Bi_out1(22+j),
283         Ar_out => Br_out1(20+j),
284         Ai_out => Bi_out1(20+j),
285         DONE => DONE_out(14+j)
286     );
287     end generate;
288
289     -----
290
291     pm_bfly3a_1 : bfly_datapath port map (
292         Br_in => Br_out1(16),
293         Bi_in => Bi_out1(16),
294         Ar_in => Ar_out1(16),
295         Ai_in => Ai_out1(16),
296         Wr_in => W_r(0),
297         Wi_in => W_i(0),
298         Clock => Clock,
299         START => DONE_out(8),
300         SF_2H_1L => '0',

```

```

301         Br_out => Ar_out1(25),
302         Bi_out => Ai_out1(25),
303         Ar_out => Ar_out1(24),
304         Ai_out => Ai_out1(24),
305         DONE => DONE_out(16)
306     );
307
308     pm_bfly3b_1 : bfly_datapath port map (
309         Br_in => Br_out1(17),
310         Bi_in => Bi_out1(17),
311         Ar_in => Ar_out1(17),
312         Ai_in => Ai_out1(17),
313         Wr_in => W_r(0),
314         Wi_in => W_i(0),
315         Clock => Clock,
316         START => DONE_out(9),
317         SF_2H_1L => '0',
318         Br_out => Br_out1(25),
319         Bi_out => Bi_out1(25),
320         Ar_out => Br_out1(24),
321         Ai_out => Bi_out1(24),
322         DONE => DONE_out(17)
323     );
324
325     pm_bfly3a_2 : bfly_datapath port map (
326         Br_in => Br_out1(18),
327         Bi_in => Bi_out1(18),
328         Ar_in => Ar_out1(18),
329         Ai_in => Ai_out1(18),
330         Wr_in => W_r(4),
331         Wi_in => W_i(4),
332         Clock => Clock,
333         START => DONE_out(10),
334         SF_2H_1L => '0',
335         Br_out => Ar_out1(27),
336         Bi_out => Ai_out1(27),
337         Ar_out => Ar_out1(26),
338         Ai_out => Ai_out1(26),
339         DONE => DONE_out(18)
340     );
341
342     pm_bfly3b_2 : bfly_datapath port map (
343         Br_in => Br_out1(19),
344         Bi_in => Bi_out1(19),
345         Ar_in => Ar_out1(19),
346         Ai_in => Ai_out1(19),
347         Wr_in => W_r(4),
348         Wi_in => W_i(4),
349         Clock => Clock,
350         START => DONE_out(11),
351         SF_2H_1L => '0',
352         Br_out => Br_out1(27),
353         Bi_out => Bi_out1(27),
354         Ar_out => Br_out1(26),
355         Ai_out => Bi_out1(26),
356         DONE => DONE_out(19)
357     );
358
359     pm_bfly3a_3 : bfly_datapath port map (
360         Br_in => Br_out1(20),
361         Bi_in => Bi_out1(20),
362         Ar_in => Ar_out1(20),
363         Ai_in => Ai_out1(20),
364         Wr_in => W_r(2),
365         Wi_in => W_i(2),
366         Clock => Clock,

```

```

367         START => DONE_out(12),
368         SF_2H_1L => '0',
369         Br_out => Ar_out1(29),
370         Bi_out => Ai_out1(29),
371         Ar_out => Ar_out1(28),
372         Ai_out => Ai_out1(28),
373         DONE => DONE_out(20)
374     );
375
376     pm_bfly3b_3 : bfly_datapath port map (
377         Br_in => Br_out1(21),
378         Bi_in => Bi_out1(21),
379         Ar_in => Ar_out1(21),
380         Ai_in => Ai_out1(21),
381         Wr_in => W_r(2),
382         Wi_in => W_i(2),
383         Clock => Clock,
384         START => DONE_out(13),
385         SF_2H_1L => '0',
386         Br_out => Br_out1(29),
387         Bi_out => Bi_out1(29),
388         Ar_out => Br_out1(28),
389         Ai_out => Bi_out1(28),
390         DONE => DONE_out(21)
391     );
392
393     pm_bfly3a_4 : bfly_datapath port map (
394         Br_in => Br_out1(22),
395         Bi_in => Bi_out1(22),
396         Ar_in => Ar_out1(22),
397         Ai_in => Ai_out1(22),
398         Wr_in => W_r(6),
399         Wi_in => W_i(6),
400         Clock => Clock,
401         START => DONE_out(14),
402         SF_2H_1L => '0',
403         Br_out => Ar_out1(31),
404         Bi_out => Ai_out1(31),
405         Ar_out => Ar_out1(30),
406         Ai_out => Ai_out1(30),
407         DONE => DONE_out(22)
408     );
409
410     pm_bfly3b_4 : bfly_datapath port map (
411         Br_in => Br_out1(23),
412         Bi_in => Bi_out1(23),
413         Ar_in => Ar_out1(23),
414         Ai_in => Ai_out1(23),
415         Wr_in => W_r(6),
416         Wi_in => W_i(6),
417         Clock => Clock,
418         START => DONE_out(15),
419         SF_2H_1L => '0',
420         Br_out => Br_out1(31),
421         Bi_out => Bi_out1(31),
422         Ar_out => Br_out1(30),
423         Ai_out => Bi_out1(30),
424         DONE => DONE_out(23)
425     );
426
427 -----
428
429     pm_bfly4_1 : bfly_datapath port map (
430         Br_in => Br_out1(24),
431         Bi_in => Bi_out1(24),
432         Ar_in => Ar_out1(24),

```

```

433         Ai_in => Ai_out1(24),
434         Wr_in => W_r(0),
435         Wi_in => W_i(0),
436         Clock => Clock,
437         START => DONE_out(16),
438         SF_2H_1L => '0',
439         Br_out => x8r_out,
440         Bi_out => x8i_out,
441         Ar_out => x0r_out,
442         Ai_out => x0i_out,
443         DONE => DONE_out(24)
444     );
445
446     pm_bfly4_2 : bfly_datapath port map (
447         Br_in => Br_out1(25),
448         Bi_in => Bi_out1(25),
449         Ar_in => Ar_out1(25),
450         Ai_in => Ai_out1(25),
451         Wr_in => W_r(4),
452         Wi_in => W_i(4),
453         Clock => Clock,
454         START => DONE_out(17),
455         SF_2H_1L => '0',
456         Br_out => x12r_out,
457         Bi_out => x12i_out,
458         Ar_out => x4r_out,
459         Ai_out => x4i_out,
460         DONE => DONE_out(25)
461     );
462
463     pm_bfly4_3 : bfly_datapath port map (
464         Br_in => Br_out1(26),
465         Bi_in => Bi_out1(26),
466         Ar_in => Ar_out1(26),
467         Ai_in => Ai_out1(26),
468         Wr_in => W_r(2),
469         Wi_in => W_i(2),
470         Clock => Clock,
471         START => DONE_out(18),
472         SF_2H_1L => '0',
473         Br_out => x10r_out,
474         Bi_out => x10i_out,
475         Ar_out => x2r_out,
476         Ai_out => x2i_out,
477         DONE => DONE_out(26)
478     );
479
480     pm_bfly4_4 : bfly_datapath port map (
481         Br_in => Br_out1(27),
482         Bi_in => Bi_out1(27),
483         Ar_in => Ar_out1(27),
484         Ai_in => Ai_out1(27),
485         Wr_in => W_r(6),
486         Wi_in => W_i(6),
487         Clock => Clock,
488         START => DONE_out(19),
489         SF_2H_1L => '0',
490         Br_out => x14r_out,
491         Bi_out => x14i_out,
492         Ar_out => x6r_out,
493         Ai_out => x6i_out,
494         DONE => DONE_out(27)
495     );
496
497     pm_bfly4_5 : bfly_datapath port map (
498         Br_in => Br_out1(28),

```

```

499         Bi_in => Bi_out1(28),
500         Ar_in => Ar_out1(28),
501         Ai_in => Ai_out1(28),
502         Wr_in => W_r(1),
503         Wi_in => W_i(1),
504         Clock => Clock,
505         START => DONE_out(20),
506         SF_2H_1L => '0',
507         Br_out => x9r_out,
508         Bi_out => x9i_out,
509         Ar_out => x1r_out,
510         Ai_out => x1i_out,
511         DONE => DONE_out(28)
512     );
513
514     pm_bfly4_6 : bfly_datapath port map (
515         Br_in => Br_out1(29),
516         Bi_in => Bi_out1(29),
517         Ar_in => Ar_out1(29),
518         Ai_in => Ai_out1(29),
519         Wr_in => W_r(5),
520         Wi_in => W_i(5),
521         Clock => Clock,
522         START => DONE_out(21),
523         SF_2H_1L => '0',
524         Br_out => x13r_out,
525         Bi_out => x13i_out,
526         Ar_out => x5r_out,
527         Ai_out => x5i_out,
528         DONE => DONE_out(29)
529     );
530
531     pm_bfly4_7 : bfly_datapath port map (
532         Br_in => Br_out1(30),
533         Bi_in => Bi_out1(30),
534         Ar_in => Ar_out1(30),
535         Ai_in => Ai_out1(30),
536         Wr_in => W_r(3),
537         Wi_in => W_i(3),
538         Clock => Clock,
539         START => DONE_out(22),
540         SF_2H_1L => '0',
541         Br_out => x11r_out,
542         Bi_out => x11i_out,
543         Ar_out => x3r_out,
544         Ai_out => x3i_out,
545         DONE => DONE_out(30)
546     );
547
548     pm_bfly4_8 : bfly_datapath port map (
549         Br_in => Br_out1(31),
550         Bi_in => Bi_out1(31),
551         Ar_in => Ar_out1(31),
552         Ai_in => Ai_out1(31),
553         Wr_in => W_r(7),
554         Wi_in => W_i(7),
555         Clock => Clock,
556         START => DONE_out(23),
557         SF_2H_1L => '0',
558         Br_out => x15r_out,
559         Bi_out => x15i_out,
560         Ar_out => x7r_out,
561         Ai_out => x7i_out,
562         DONE => DONE_out(31)
563     );
564

```

```

565 -----
566
567
568 DONE <= DONE_out(24) or DONE_out(25) or DONE_out(26) or DONE_out(27) or DONE_out(28) or
569     DONE_out(29) or DONE_out(30) or DONE_out(31);
570 -----
571
572
573
574
575 W_r(0) <= "011111111111111111111111";           -- 1.0000000000000000 +
576     0.0000000000000000i
577 W_i(0) <= "000000000000000000000000";
578
579 W_r(1) <= "011101100100000110101111";           -- 0.923879532511287 -
580     0.382683432365090i
581 W_i(1) <= "110011110000010000111011";
582
583 W_r(2) <= "010110101000001001111001";           -- 0.707106781186547 -
584     0.707106781186548i
585 W_i(2) <= "101001010111110110000111";
586
587 W_r(3) <= "001100001111101111000101";           -- 0.382683432365090 -
588     0.923879532511287i
589 W_i(3) <= "100010011011111001010001";
590
591 W_r(4) <= "000000000000000000000000";           -- -0.0000000000000000 -
592     1.0000000000000000i
593 W_i(4) <= "100000000000000000000001";
594
595 W_r(5) <= "110011110000010000111011";           -- -0.382683432365090 -
596     0.923879532511287i
597 W_i(5) <= "100010011011111001010001";
598
599 W_r(6) <= "101001010111110110000111";           -- -0.707106781186548 -
600     0.707106781186547i
601 W_i(6) <= "101001010111110110000111";
602
603 W_r(7) <= "100010011011111001010001";           -- -0.923879532511287 -
604     0.382683432365089i
605 W_i(7) <= "110011110000010000111011";
606
607 end structural;

```

Listing 15: FFT

### 7.8.1 Test Bench della Butterfly singola

```

1  -- Federico Cobianchi - 332753
2  -- Onice Mazzi - 359754
3  -- Antonio Telmon - 353781
4
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7  use IEEE.numeric_std.all;
8  use IEEE.fixed_float_types.all;
9  use IEEE.fixed_pkg.all;
10
11 entity tb_fft is
12     end tb_fft;
13
14 architecture behavioral of tb_fft is
15

```

```

16 component BFLY_TOP_ENTITY is
17     port(
18         -- segnali reali ingresso
19         x0r_in, x1r_in, x2r_in, x3r_in, x4r_in, x5r_in, x6r_in, x7r_in: in
20             STD_LOGIC_VECTOR (23 downto 0);
21         x8r_in, x9r_in, x10r_in, x11r_in, x12r_in, x13r_in, x14r_in, x15r_in: in
22             STD_LOGIC_VECTOR (23 downto 0);
23         -- segnali immaginari ingresso
24         x0i_in, x1i_in, x2i_in, x3i_in, x4i_in, x5i_in, x6i_in, x7i_in: in
25             STD_LOGIC_VECTOR (23 downto 0);
26         x8i_in, x9i_in, x10i_in, x11i_in, x12i_in, x13i_in, x14i_in, x15i_in: in
27             STD_LOGIC_VECTOR (23 downto 0);
28         -- segnali reali uscita
29         x0r_out, x1r_out, x2r_out, x3r_out, x4r_out, x5r_out, x6r_out, x7r_out:
30             out STD_LOGIC_VECTOR (23 downto 0);
31         x8r_out, x9r_out, x10r_out, x11r_out, x12r_out, x13r_out, x14r_out,
32             x15r_out: out STD_LOGIC_VECTOR (23 downto 0);
33         -- segnali immaginari uscita
34         x0i_out, x1i_out, x2i_out, x3i_out, x4i_out, x5i_out, x6i_out, x7i_out:
35             out STD_LOGIC_VECTOR (23 downto 0);
36         x8i_out, x9i_out, x10i_out, x11i_out, x12i_out, x13i_out, x14i_out,
37             x15i_out: out STD_LOGIC_VECTOR (23 downto 0);
38         -- segnali di controllo
39         Clock: in STD_LOGIC;
40         START : in STD_LOGIC;
41         DONE : out STD_LOGIC
42     );
43 end component;
44
45     constant period : time := 10 ns; -- clock da 100MHz
46
47     signal TB_CLK: STD_LOGIC := '0';
48     signal TB_START: STD_LOGIC := '0';
49     signal TB_DONE: STD_LOGIC := '0';
50     type array_dati is array (0 to 15) of STD_LOGIC_VECTOR(23 downto 0);
51     signal r_in : array_dati := (others => (others => '0')); -- other piu' annidato mette
52         tutto a 0, l'altro lo fa per tutte le posizioni
53     signal i_in : array_dati := (others => (others => '0'));
54     signal r_out : array_dati;
55     signal i_out : array_dati;
56
57     type sfixed_array is array (0 to 15) of sfixed (0 downto -23);
58
59     signal sfixed_xr_in, sfixed_xi_in : sfixed_array;
60     signal sfixed_xr_out, sfixed_xi_out : sfixed_array;
61
62     begin
63
64         for_sfixed : for j in 0 to 15 generate
65             sfixed_xr_in(j) <= to_sfixed((r_in(j)),0,-23);
66             sfixed_xi_in(j) <= to_sfixed((i_in(j)),0,-23);
67
68             sfixed_xr_out(j) <= to_sfixed((r_out(j)),0,-23);
69             sfixed_xi_out(j) <= to_sfixed((i_out(j)),0,-23);
70
71         end generate;
72
73         TB_CLK <= not TB_CLK after period/2;
74
75         DUT : BFLY_TOP_ENTITY port map (
76             -- assegnazione dei segnali di controllo
77             Clock => TB_CLK,
78             START => TB_START,
79             DONE => TB_DONE,
80             -- assegnazione dei segnali ingresso reali

```

```
73         x0r_in => r_in(0),
74         x1r_in => r_in(1),
75         x2r_in => r_in(2),
76         x3r_in => r_in(3),
77         x4r_in => r_in(4),
78         x5r_in => r_in(5),
79         x6r_in => r_in(6),
80         x7r_in => r_in(7),
81         x8r_in => r_in(8),
82         x9r_in => r_in(9),
83         x10r_in => r_in(10),
84         x11r_in => r_in(11),
85         x12r_in => r_in(12),
86         x13r_in => r_in(13),
87         x14r_in => r_in(14),
88         x15r_in => r_in(15),
89         -- assegnazione dei segnali ingresso immaginari
90         x0i_in => i_in(0),
91         x1i_in => i_in(1),
92         x2i_in => i_in(2),
93         x3i_in => i_in(3),
94         x4i_in => i_in(4),
95         x5i_in => i_in(5),
96         x6i_in => i_in(6),
97         x7i_in => i_in(7),
98         x8i_in => i_in(8),
99         x9i_in => i_in(9),
100        x10i_in => i_in(10),
101        x11i_in => i_in(11),
102        x12i_in => i_in(12),
103        x13i_in => i_in(13),
104        x14i_in => i_in(14),
105        x15i_in => i_in(15),
106        -- assegnazione dei segnali d'uscita reali
107        x0r_out => r_out(0),
108        x1r_out => r_out(1),
109        x2r_out => r_out(2),
110        x3r_out => r_out(3),
111        x4r_out => r_out(4),
112        x5r_out => r_out(5),
113        x6r_out => r_out(6),
114        x7r_out => r_out(7),
115        x8r_out => r_out(8),
116        x9r_out => r_out(9),
117        x10r_out => r_out(10),
118        x11r_out => r_out(11),
119        x12r_out => r_out(12),
120        x13r_out => r_out(13),
121        x14r_out => r_out(14),
122        x15r_out => r_out(15),
123        -- assegnazione dei segnali d'uscita immaginari
124        x0i_out => i_out(0),
125        x1i_out => i_out(1),
126        x2i_out => i_out(2),
127        x3i_out => i_out(3),
128        x4i_out => i_out(4),
129        x5i_out => i_out(5),
130        x6i_out => i_out(6),
131        x7i_out => i_out(7),
132        x8i_out => i_out(8),
133        x9i_out => i_out(9),
134        x10i_out => i_out(10),
135        x11i_out => i_out(11),
136        x12i_out => i_out(12),
137        x13i_out => i_out(13),
138        x14i_out => i_out(14),
```



```

139         x15i_out => i_out(15)
140     );
141
142
143
144     test: process
145 begin
146     TB_START <= '0';
147     wait for 2*period; -- Aspetto 2 period prima di iniziare la simulazione
148     TB_START <= '1';
149
150     ----- TEST 1 ----- -1 -1 -1 -1 -1 -1 -1 -1
151     -1 -1 -1 -1 -1 -1 -1
152         r_in(0) <= "10000000000000000000000000000000";
153         r_in(1) <= "10000000000000000000000000000000";
154         r_in(2) <= "10000000000000000000000000000000";
155         r_in(3) <= "10000000000000000000000000000000";
156         r_in(4) <= "10000000000000000000000000000000";
157         r_in(5) <= "10000000000000000000000000000000";
158         r_in(6) <= "10000000000000000000000000000000";
159         r_in(7) <= "10000000000000000000000000000000";
160         r_in(8) <= "10000000000000000000000000000000";
161         r_in(9) <= "10000000000000000000000000000000";
162         r_in(10) <= "10000000000000000000000000000000";
163         r_in(11) <= "10000000000000000000000000000000";
164         r_in(12) <= "10000000000000000000000000000000";
165         r_in(13) <= "10000000000000000000000000000000";
166         r_in(14) <= "10000000000000000000000000000000";
167         r_in(15) <= "10000000000000000000000000000000";
168
169         i_in(0) <= "00000000000000000000000000000000";
170         i_in(1) <= "00000000000000000000000000000000";
171         i_in(2) <= "00000000000000000000000000000000";
172         i_in(3) <= "00000000000000000000000000000000";
173         i_in(4) <= "00000000000000000000000000000000";
174         i_in(5) <= "00000000000000000000000000000000";
175         i_in(6) <= "00000000000000000000000000000000";
176         i_in(7) <= "00000000000000000000000000000000";
177         i_in(8) <= "00000000000000000000000000000000";
178         i_in(9) <= "00000000000000000000000000000000";
179         i_in(10) <= "00000000000000000000000000000000";
180         i_in(11) <= "00000000000000000000000000000000";
181         i_in(12) <= "00000000000000000000000000000000";
182         i_in(13) <= "00000000000000000000000000000000";
183         i_in(14) <= "00000000000000000000000000000000";
184         i_in(15) <= "00000000000000000000000000000000";
185
186     wait for 2*period;
187     TB_START <= '0';
188
189     wait for 50*period;
190     TB_START <= '1';
191
192     ----- TEST 2 ----- -1 0 1 0 -1 0 1 0 -1 0 1 0 -1
193     0 1 0
194         r_in(0) <= "10000000000000000000000000000000";
195         r_in(1) <= "00000000000000000000000000000000";
196         r_in(2) <= "01111111111111111111111111111111";
197         r_in(3) <= "00000000000000000000000000000000";
198         r_in(4) <= "10000000000000000000000000000000";
199         r_in(5) <= "00000000000000000000000000000000";
200         r_in(6) <= "01111111111111111111111111111111";
201         r_in(7) <= "00000000000000000000000000000000";
202         r_in(8) <= "10000000000000000000000000000000";
203         r_in(9) <= "00000000000000000000000000000000";
204         r_in(10) <= "01111111111111111111111111111111";

```

```

203         r_in(11) <= "000000000000000000000000";
204         r_in(12) <= "100000000000000000000000";
205         r_in(13) <= "000000000000000000000000";
206         r_in(14) <= "011111111111111111111111";
207         r_in(15) <= "000000000000000000000000";
208
209         i_in(0) <= "000000000000000000000000";
210         i_in(1) <= "000000000000000000000000";
211         i_in(2) <= "000000000000000000000000";
212         i_in(3) <= "000000000000000000000000";
213         i_in(4) <= "000000000000000000000000";
214         i_in(5) <= "000000000000000000000000";
215         i_in(6) <= "000000000000000000000000";
216         i_in(7) <= "000000000000000000000000";
217         i_in(8) <= "000000000000000000000000";
218         i_in(9) <= "000000000000000000000000";
219         i_in(10) <= "000000000000000000000000";
220         i_in(11) <= "000000000000000000000000";
221         i_in(12) <= "000000000000000000000000";
222         i_in(13) <= "000000000000000000000000";
223         i_in(14) <= "000000000000000000000000";
224         i_in(15) <= "000000000000000000000000";
225
226         wait for 1*period;
227         TB_START <= '0';
228
229         wait for 51*period;
230         TB_START <= '1';
231
232         ----- TEST 3 -----
233         0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
234         r_in(0) <= "011111111111111111111111";
235         r_in(1) <= "000000000000000000000000";
236         r_in(2) <= "000000000000000000000000";
237         r_in(3) <= "000000000000000000000000";
238         r_in(4) <= "000000000000000000000000";
239         r_in(5) <= "000000000000000000000000";
240         r_in(6) <= "000000000000000000000000";
241         r_in(7) <= "000000000000000000000000";
242         r_in(8) <= "000000000000000000000000";
243         r_in(9) <= "000000000000000000000000";
244         r_in(10) <= "000000000000000000000000";
245         r_in(11) <= "000000000000000000000000";
246         r_in(12) <= "000000000000000000000000";
247         r_in(13) <= "000000000000000000000000";
248         r_in(14) <= "000000000000000000000000";
249         r_in(15) <= "000000000000000000000000";
250
251         i_in(0) <= "000000000000000000000000";
252         i_in(1) <= "000000000000000000000000";
253         i_in(2) <= "000000000000000000000000";
254         i_in(3) <= "000000000000000000000000";
255         i_in(4) <= "000000000000000000000000";
256         i_in(5) <= "000000000000000000000000";
257         i_in(6) <= "000000000000000000000000";
258         i_in(7) <= "000000000000000000000000";
259         i_in(8) <= "000000000000000000000000";
260         i_in(9) <= "000000000000000000000000";
261         i_in(10) <= "000000000000000000000000";
262         i_in(11) <= "000000000000000000000000";
263         i_in(12) <= "000000000000000000000000";
264         i_in(13) <= "000000000000000000000000";
265         i_in(14) <= "000000000000000000000000";
266         i_in(15) <= "000000000000000000000000";
267
268         wait for 1*period;

```

```

268     TB_START <= '0';
269
270     wait for 51*period;
271     TB_START <= '1';
272
273     ----- TEST 4 ----- -1 -1 1 1 -1 -1 1 1 -1 -1 1
274         1 -1 -1 1 1
275         r_in(0) <= "10000000000000000000000000000000";
276         r_in(1) <= "10000000000000000000000000000000";
277         r_in(2) <= "01111111111111111111111111111111";
278         r_in(3) <= "01111111111111111111111111111111";
279         r_in(4) <= "10000000000000000000000000000000";
280         r_in(5) <= "10000000000000000000000000000000";
281         r_in(6) <= "01111111111111111111111111111111";
282         r_in(7) <= "01111111111111111111111111111111";
283         r_in(8) <= "10000000000000000000000000000000";
284         r_in(9) <= "10000000000000000000000000000000";
285         r_in(10) <= "01111111111111111111111111111111";
286         r_in(11) <= "01111111111111111111111111111111";
287         r_in(12) <= "10000000000000000000000000000000";
288         r_in(13) <= "10000000000000000000000000000000";
289         r_in(14) <= "01111111111111111111111111111111";
290         r_in(15) <= "01111111111111111111111111111111";
291
292         i_in(0) <= "00000000000000000000000000000000";
293         i_in(1) <= "00000000000000000000000000000000";
294         i_in(2) <= "00000000000000000000000000000000";
295         i_in(3) <= "00000000000000000000000000000000";
296         i_in(4) <= "00000000000000000000000000000000";
297         i_in(5) <= "00000000000000000000000000000000";
298         i_in(6) <= "00000000000000000000000000000000";
299         i_in(7) <= "00000000000000000000000000000000";
300         i_in(8) <= "00000000000000000000000000000000";
301         i_in(9) <= "00000000000000000000000000000000";
302         i_in(10) <= "00000000000000000000000000000000";
303         i_in(11) <= "00000000000000000000000000000000";
304         i_in(12) <= "00000000000000000000000000000000";
305         i_in(13) <= "00000000000000000000000000000000";
306         i_in(14) <= "00000000000000000000000000000000";
307         i_in(15) <= "00000000000000000000000000000000";
308
309     wait for 1*period;
310     TB_START <= '0';
311
312     wait for 51*period;
313     TB_START <= '1';
314
315     ----- TEST 5 ----- 0.5 0.5 0.5 0.5 0.5 0.5 0.5
316         0.5 0.5 -0.5 -0.5 -0.5 -0.5 -0.5 -0.5
317         r_in(0) <= "01000000000000000000000000000000";
318         r_in(1) <= "01000000000000000000000000000000";
319         r_in(2) <= "01000000000000000000000000000000";
320         r_in(3) <= "01000000000000000000000000000000";
321         r_in(4) <= "01000000000000000000000000000000";
322         r_in(5) <= "01000000000000000000000000000000";
323         r_in(6) <= "01000000000000000000000000000000";
324         r_in(7) <= "01000000000000000000000000000000";
325         r_in(8) <= "01000000000000000000000000000000";
326         r_in(9) <= "11000000000000000000000000000000";
327         r_in(10) <= "11000000000000000000000000000000";
328         r_in(11) <= "11000000000000000000000000000000";
329         r_in(12) <= "11000000000000000000000000000000";
330         r_in(13) <= "11000000000000000000000000000000";
331         r_in(14) <= "11000000000000000000000000000000";
332         r_in(15) <= "11000000000000000000000000000000";

```

```

332
333         i_in(0) <= "000000000000000000000000";
334         i_in(1) <= "000000000000000000000000";
335         i_in(2) <= "000000000000000000000000";
336         i_in(3) <= "000000000000000000000000";
337         i_in(4) <= "000000000000000000000000";
338         i_in(5) <= "000000000000000000000000";
339         i_in(6) <= "000000000000000000000000";
340         i_in(7) <= "000000000000000000000000";
341         i_in(8) <= "000000000000000000000000";
342         i_in(9) <= "000000000000000000000000";
343         i_in(10) <= "000000000000000000000000";
344         i_in(11) <= "000000000000000000000000";
345         i_in(12) <= "000000000000000000000000";
346         i_in(13) <= "000000000000000000000000";
347         i_in(14) <= "000000000000000000000000";
348         i_in(15) <= "000000000000000000000000";
349
350         wait for 1*period;
351         TB_START <= '0';
352
353         wait for 51*period;
354         TB_START <= '1';
355
356         ----- TEST 6 ----- 0 0 0 0 0 0 0 0 0.75 0 0 0 0
357         0 0 0
358         r_in(0) <= "000000000000000000000000";
359         r_in(1) <= "000000000000000000000000";
360         r_in(2) <= "000000000000000000000000";
361         r_in(3) <= "000000000000000000000000";
362         r_in(4) <= "000000000000000000000000";
363         r_in(5) <= "000000000000000000000000";
364         r_in(6) <= "000000000000000000000000";
365         r_in(7) <= "000000000000000000000000";
366         r_in(8) <= "011000000000000000000000";
367         r_in(9) <= "000000000000000000000000";
368         r_in(10) <= "000000000000000000000000";
369         r_in(11) <= "000000000000000000000000";
370         r_in(12) <= "000000000000000000000000";
371         r_in(13) <= "000000000000000000000000";
372         r_in(14) <= "000000000000000000000000";
373         r_in(15) <= "000000000000000000000000";
374
375         i_in(0) <= "000000000000000000000000";
376         i_in(1) <= "000000000000000000000000";
377         i_in(2) <= "000000000000000000000000";
378         i_in(3) <= "000000000000000000000000";
379         i_in(4) <= "000000000000000000000000";
380         i_in(5) <= "000000000000000000000000";
381         i_in(6) <= "000000000000000000000000";
382         i_in(7) <= "000000000000000000000000";
383         i_in(8) <= "000000000000000000000000";
384         i_in(9) <= "000000000000000000000000";
385         i_in(10) <= "000000000000000000000000";
386         i_in(11) <= "000000000000000000000000";
387         i_in(12) <= "000000000000000000000000";
388         i_in(13) <= "000000000000000000000000";
389         i_in(14) <= "000000000000000000000000";
390         i_in(15) <= "000000000000000000000000";
391
392         wait for 1*period;
393         TB_START <= '0';
394
395         wait for 51*period;
396         TB_START <= '1';

```

```

----- TEST 7 ----- 0.5 0.5 0.5 0.5 0.5 0.5 0.5
0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5
398     r_in(0) <= "0100000000000000000000";
399     r_in(1) <= "0100000000000000000000";
400     r_in(2) <= "0100000000000000000000";
401     r_in(3) <= "0100000000000000000000";
402     r_in(4) <= "0100000000000000000000";
403     r_in(5) <= "0100000000000000000000";
404     r_in(6) <= "0100000000000000000000";
405     r_in(7) <= "0100000000000000000000";
406     r_in(8) <= "0100000000000000000000";
407     r_in(9) <= "0100000000000000000000";
408     r_in(10) <= "0100000000000000000000";
409     r_in(11) <= "0100000000000000000000";
410     r_in(12) <= "0100000000000000000000";
411     r_in(13) <= "0100000000000000000000";
412     r_in(14) <= "0100000000000000000000";
413     r_in(15) <= "0100000000000000000000";
414
415     i_in(0) <= "0000000000000000000000";
416     i_in(1) <= "0000000000000000000000";
417     i_in(2) <= "0000000000000000000000";
418     i_in(3) <= "0000000000000000000000";
419     i_in(4) <= "0000000000000000000000";
420     i_in(5) <= "0000000000000000000000";
421     i_in(6) <= "0000000000000000000000";
422     i_in(7) <= "0000000000000000000000";
423     i_in(8) <= "0000000000000000000000";
424     i_in(9) <= "0000000000000000000000";
425     i_in(10) <= "0000000000000000000000";
426     i_in(11) <= "0000000000000000000000";
427     i_in(12) <= "0000000000000000000000";
428     i_in(13) <= "0000000000000000000000";
429     i_in(14) <= "0000000000000000000000";
430     i_in(15) <= "0000000000000000000000";
431
432     wait for 1*period;
433     TB_START <= '0';
434
435     wait;
436
437 end process;
438
439 end behavioral;
440
441
442 ----- TEST 1 ----- -1 -1 -1 -1 -1 -1 -1 -1 -1
-1 -1 -1 -1 -1 -1 -1 -1
443     -- r_in(0) <= "1000000000000000000000";
444     -- r_in(1) <= "1000000000000000000000";
445     -- r_in(2) <= "1000000000000000000000";
446     -- r_in(3) <= "1000000000000000000000";
447     -- r_in(4) <= "1000000000000000000000";
448     -- r_in(5) <= "1000000000000000000000";
449     -- r_in(6) <= "1000000000000000000000";
450     -- r_in(7) <= "1000000000000000000000";
451     -- r_in(8) <= "1000000000000000000000";
452     -- r_in(9) <= "1000000000000000000000";
453     -- r_in(10) <= "1000000000000000000000";
454     -- r_in(11) <= "1000000000000000000000";
455     -- r_in(12) <= "1000000000000000000000";
456     -- r_in(13) <= "1000000000000000000000";
457     -- r_in(14) <= "1000000000000000000000";
458     -- r_in(15) <= "1000000000000000000000";
459
460     -- i_in(0) <= "0000000000000000000000";

```

```

461         -- i_in(1) <= "000000000000000000000000";
462         -- i_in(2) <= "000000000000000000000000";
463         -- i_in(3) <= "000000000000000000000000";
464         -- i_in(4) <= "000000000000000000000000";
465         -- i_in(5) <= "000000000000000000000000";
466         -- i_in(6) <= "000000000000000000000000";
467         -- i_in(7) <= "000000000000000000000000";
468         -- i_in(8) <= "000000000000000000000000";
469         -- i_in(9) <= "000000000000000000000000";
470         -- i_in(10) <= "000000000000000000000000";
471         -- i_in(11) <= "000000000000000000000000";
472         -- i_in(12) <= "000000000000000000000000";
473         -- i_in(13) <= "000000000000000000000000";
474         -- i_in(14) <= "000000000000000000000000";
475         -- i_in(15) <= "000000000000000000000000";
476
477
478         ----- TEST 2 ----- -1 0 1 0 -1 0 1 0 -1 0 1 0 -1
479         0 1 0
480         -- r_in(0) <= "100000000000000000000000";
481         -- r_in(1) <= "000000000000000000000000";
482         -- r_in(2) <= "011111111111111111111111";
483         -- r_in(3) <= "000000000000000000000000";
484         -- r_in(4) <= "100000000000000000000000";
485         -- r_in(5) <= "000000000000000000000000";
486         -- r_in(6) <= "011111111111111111111111";
487         -- r_in(7) <= "000000000000000000000000";
488         -- r_in(8) <= "100000000000000000000000";
489         -- r_in(9) <= "000000000000000000000000";
490         -- r_in(10) <= "011111111111111111111111";
491         -- r_in(11) <= "000000000000000000000000";
492         -- r_in(12) <= "100000000000000000000000";
493         -- r_in(13) <= "000000000000000000000000";
494         -- r_in(14) <= "011111111111111111111111";
495         -- r_in(15) <= "000000000000000000000000";
496
497         -- i_in(0) <= "000000000000000000000000";
498         -- i_in(1) <= "000000000000000000000000";
499         -- i_in(2) <= "000000000000000000000000";
500         -- i_in(3) <= "000000000000000000000000";
501         -- i_in(4) <= "000000000000000000000000";
502         -- i_in(5) <= "000000000000000000000000";
503         -- i_in(6) <= "000000000000000000000000";
504         -- i_in(7) <= "000000000000000000000000";
505         -- i_in(8) <= "000000000000000000000000";
506         -- i_in(9) <= "000000000000000000000000";
507         -- i_in(10) <= "000000000000000000000000";
508         -- i_in(11) <= "000000000000000000000000";
509         -- i_in(12) <= "000000000000000000000000";
510         -- i_in(13) <= "000000000000000000000000";
511         -- i_in(14) <= "000000000000000000000000";
512         -- i_in(15) <= "000000000000000000000000";
513
514         ----- TEST 3 ----- 1 0 0 0 0 0 0 0 0 0 0 0 0 0
515         0 0 0
516         -- r_in(0) <= "011111111111111111111111";
517         -- r_in(1) <= "000000000000000000000000";
518         -- r_in(2) <= "000000000000000000000000";
519         -- r_in(3) <= "000000000000000000000000";
520         -- r_in(4) <= "000000000000000000000000";
521         -- r_in(5) <= "000000000000000000000000";
522         -- r_in(6) <= "000000000000000000000000";
523         -- r_in(7) <= "000000000000000000000000";
524         -- r_in(8) <= "000000000000000000000000";
525         -- r_in(9) <= "000000000000000000000000";

```

```

525         -- r_in(10) <= "000000000000000000000000";
526         -- r_in(11) <= "000000000000000000000000";
527         -- r_in(12) <= "000000000000000000000000";
528         -- r_in(13) <= "000000000000000000000000";
529         -- r_in(14) <= "000000000000000000000000";
530         -- r_in(15) <= "000000000000000000000000";
531
532         -- i_in(0) <= "000000000000000000000000";
533         -- i_in(1) <= "000000000000000000000000";
534         -- i_in(2) <= "000000000000000000000000";
535         -- i_in(3) <= "000000000000000000000000";
536         -- i_in(4) <= "000000000000000000000000";
537         -- i_in(5) <= "000000000000000000000000";
538         -- i_in(6) <= "000000000000000000000000";
539         -- i_in(7) <= "000000000000000000000000";
540         -- i_in(8) <= "000000000000000000000000";
541         -- i_in(9) <= "000000000000000000000000";
542         -- i_in(10) <= "000000000000000000000000";
543         -- i_in(11) <= "000000000000000000000000";
544         -- i_in(12) <= "000000000000000000000000";
545         -- i_in(13) <= "000000000000000000000000";
546         -- i_in(14) <= "000000000000000000000000";
547         -- i_in(15) <= "000000000000000000000000";
548
549
550         ----- TEST 4 ----- -1 -1 1 1 -1 -1 1 1 -1 -1 1
551         1 -1 -1 1 1
552         -- r_in(0) <= "100000000000000000000000";
553         -- r_in(1) <= "100000000000000000000000";
554         -- r_in(2) <= "011111111111111111111111";
555         -- r_in(3) <= "011111111111111111111111";
556         -- r_in(4) <= "100000000000000000000000";
557         -- r_in(5) <= "100000000000000000000000";
558         -- r_in(6) <= "011111111111111111111111";
559         -- r_in(7) <= "011111111111111111111111";
560         -- r_in(8) <= "100000000000000000000000";
561         -- r_in(9) <= "100000000000000000000000";
562         -- r_in(10) <= "011111111111111111111111";
563         -- r_in(11) <= "011111111111111111111111";
564         -- r_in(12) <= "100000000000000000000000";
565         -- r_in(13) <= "100000000000000000000000";
566         -- r_in(14) <= "011111111111111111111111";
567         -- r_in(15) <= "011111111111111111111111";
568
569         -- i_in(0) <= "000000000000000000000000";
570         -- i_in(1) <= "000000000000000000000000";
571         -- i_in(2) <= "000000000000000000000000";
572         -- i_in(3) <= "000000000000000000000000";
573         -- i_in(4) <= "000000000000000000000000";
574         -- i_in(5) <= "000000000000000000000000";
575         -- i_in(6) <= "000000000000000000000000";
576         -- i_in(7) <= "000000000000000000000000";
577         -- i_in(8) <= "000000000000000000000000";
578         -- i_in(9) <= "000000000000000000000000";
579         -- i_in(10) <= "000000000000000000000000";
580         -- i_in(11) <= "000000000000000000000000";
581         -- i_in(12) <= "000000000000000000000000";
582         -- i_in(13) <= "000000000000000000000000";
583         -- i_in(14) <= "000000000000000000000000";
584         -- i_in(15) <= "000000000000000000000000";
585
586         ----- TEST 5 ----- 0.5 0.5 0.5 0.5 0.5 0.5 0.5
587         0.5 0.5 -0.5 -0.5 -0.5 -0.5 -0.5 -0.5 -0.5
588         -- r_in(0) <= "010000000000000000000000";
589         -- r_in(1) <= "010000000000000000000000";

```

```

589      -- r_in(2) <= "010000000000000000000000";
590      -- r_in(3) <= "010000000000000000000000";
591      -- r_in(4) <= "010000000000000000000000";
592      -- r_in(5) <= "010000000000000000000000";
593      -- r_in(6) <= "010000000000000000000000";
594      -- r_in(7) <= "010000000000000000000000";
595      -- r_in(8) <= "010000000000000000000000";
596      -- r_in(9) <= "110000000000000000000000";
597      -- r_in(10) <= "110000000000000000000000";
598      -- r_in(11) <= "110000000000000000000000";
599      -- r_in(12) <= "110000000000000000000000";
600      -- r_in(13) <= "110000000000000000000000";
601      -- r_in(14) <= "110000000000000000000000";
602      -- r_in(15) <= "110000000000000000000000";
603
604      -- i_in(0) <= "000000000000000000000000";
605      -- i_in(1) <= "000000000000000000000000";
606      -- i_in(2) <= "000000000000000000000000";
607      -- i_in(3) <= "000000000000000000000000";
608      -- i_in(4) <= "000000000000000000000000";
609      -- i_in(5) <= "000000000000000000000000";
610      -- i_in(6) <= "000000000000000000000000";
611      -- i_in(7) <= "000000000000000000000000";
612      -- i_in(8) <= "000000000000000000000000";
613      -- i_in(9) <= "000000000000000000000000";
614      -- i_in(10) <= "000000000000000000000000";
615      -- i_in(11) <= "000000000000000000000000";
616      -- i_in(12) <= "000000000000000000000000";
617      -- i_in(13) <= "000000000000000000000000";
618      -- i_in(14) <= "000000000000000000000000";
619      -- i_in(15) <= "000000000000000000000000";
620
621
622      ----- TEST 6 ----- 0 0 0 0 0 0 0 0 0.75 0 0 0 0
623      0 0 0
624      -- r_in(0) <= "000000000000000000000000";
625      -- r_in(1) <= "000000000000000000000000";
626      -- r_in(2) <= "000000000000000000000000";
627      -- r_in(3) <= "000000000000000000000000";
628      -- r_in(4) <= "000000000000000000000000";
629      -- r_in(5) <= "000000000000000000000000";
630      -- r_in(6) <= "000000000000000000000000";
631      -- r_in(7) <= "000000000000000000000000";
632      -- r_in(8) <= "011000000000000000000000";
633      -- r_in(9) <= "000000000000000000000000";
634      -- r_in(10) <= "000000000000000000000000";
635      -- r_in(11) <= "000000000000000000000000";
636      -- r_in(12) <= "000000000000000000000000";
637      -- r_in(13) <= "000000000000000000000000";
638      -- r_in(14) <= "000000000000000000000000";
639      -- r_in(15) <= "000000000000000000000000";
640
641      -- i_in(0) <= "000000000000000000000000";
642      -- i_in(1) <= "000000000000000000000000";
643      -- i_in(2) <= "000000000000000000000000";
644      -- i_in(3) <= "000000000000000000000000";
645      -- i_in(4) <= "000000000000000000000000";
646      -- i_in(5) <= "000000000000000000000000";
647      -- i_in(6) <= "000000000000000000000000";
648      -- i_in(7) <= "000000000000000000000000";
649      -- i_in(8) <= "000000000000000000000000";
650      -- i_in(9) <= "000000000000000000000000";
651      -- i_in(10) <= "000000000000000000000000";
652      -- i_in(11) <= "000000000000000000000000";
653      -- i_in(12) <= "000000000000000000000000";
654      -- i_in(13) <= "000000000000000000000000";

```



```

654         -- i_in(14) <= "000000000000000000000000";
655         -- i_in(15) <= "000000000000000000000000";
656
657
658         ----- TEST 7 ----- 0.5 0.5 0.5 0.5 0.5 0.5 0.5
659         0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5
660         -- r_in(0) <= "010000000000000000000000";
661         -- r_in(1) <= "010000000000000000000000";
662         -- r_in(2) <= "010000000000000000000000";
663         -- r_in(3) <= "010000000000000000000000";
664         -- r_in(4) <= "010000000000000000000000";
665         -- r_in(5) <= "010000000000000000000000";
666         -- r_in(6) <= "010000000000000000000000";
667         -- r_in(7) <= "010000000000000000000000";
668         -- r_in(8) <= "010000000000000000000000";
669         -- r_in(9) <= "010000000000000000000000";
670         -- r_in(10) <= "010000000000000000000000";
671         -- r_in(11) <= "010000000000000000000000";
672         -- r_in(12) <= "010000000000000000000000";
673         -- r_in(13) <= "010000000000000000000000";
674         -- r_in(14) <= "010000000000000000000000";
675         -- r_in(15) <= "010000000000000000000000";
676
677         -- i_in(0) <= "000000000000000000000000";
678         -- i_in(1) <= "000000000000000000000000";
679         -- i_in(2) <= "000000000000000000000000";
680         -- i_in(3) <= "000000000000000000000000";
681         -- i_in(4) <= "000000000000000000000000";
682         -- i_in(5) <= "000000000000000000000000";
683         -- i_in(6) <= "000000000000000000000000";
684         -- i_in(7) <= "000000000000000000000000";
685         -- i_in(8) <= "000000000000000000000000";
686         -- i_in(9) <= "000000000000000000000000";
687         -- i_in(10) <= "000000000000000000000000";
688         -- i_in(11) <= "000000000000000000000000";
689         -- i_in(12) <= "000000000000000000000000";
690         -- i_in(13) <= "000000000000000000000000";
691         -- i_in(14) <= "000000000000000000000000";
692         -- i_in(15) <= "000000000000000000000000";

```

Listing 16: Test Bench della FFT