

Data sheet acquired from Harris Semiconductor SCHS122A

CD54HC4051, CD74HC4051, CD74HCT4051, CD74HC4052, CD74HCT4052, CD74HC4053, CD74HCT4053

High Speed CMOS Logic Analog Multiplexers/Demultiplexers

November 1997 - Revised April 1999

Features

- Wide Analog Input Voltage Range ±5V Max
- · Low "On" Resistance
 - 70Ω Typical (V_{CC} V_{EE} = 4.5V)
 - 40Ω Typical (V_{CC} V_{FF} = 9V)
- Low Crosstalk between Switches
- Fast Switching and Propagation Speeds
- · "Break-Before-Make" Switching
- Wide Operating Temperature Range . . -55°C to 125°C
- CD54HC/CD74HC Types
 - Operation Control Voltage2V to 6V
 Switch Voltage0V to 10V
 - High Noise Immunity . . . N_{IL} = 30%, N_{IH} = 30% of V_{CC} , V_{CC} = 5V
- CD54HCT/CD74HCT Types
 - Operation Control Voltage4.5V to 5.5V

 - Direct LSTTL Input
 - Logic Compatibility ... V_{IL} = 0.8V Max, V_{IH} = 2V Min
 - CMOS Input Compatibility $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Description

These devices are digitally controlled analog switches which utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.


These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range (i.e. V_{CC} to V_{EE}). They are bidirectional switches thus allowing any analog input to be used as an output and visa-versa. The switches have low "on" resistance and low "off" leakages. In addition, all three devices have an enable control which, when high, disables all switches to their "off" state.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD54HC4051F	-55 to 125	16 Ld CERDIP	F16.3
CD74HC4051E	-55 to 125	16 Ld PDIP	E16.3
CD74HC4052E	-55 to 125	16 Ld PDIP	E16.3
CD74HC4053E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT4051E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT4052E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT4053E	-55 to 125	16 Ld PDIP	E16.3
CD74HC4051M	-55 to 125	16 Ld SOIC	M16.15
CD74HC4052M	-55 to 125	16 Ld SOIC	M16.15
CD74HC4053M	-55 to 125	16 Ld SOIC	M16.15
CD74HCT4051M	-55 to 125	16 Ld SOIC	M16.15
CD74HCT4052M	-55 to 125	16 Ld SOIC	M16.15
CD74HCT4053M	-55 to 125	16 Ld SOIC	M16.15
CD74HCT4053PW	-55 to 125	16 Ld TSSOP	
CD74HCT4052SM	-55 to 125	16 Ld SSOP	M16.15A

NOTES:

- When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. For the TSSOP package only, add the suffix R to obtain the variant in the tape and reel.
- Wafer or die is available which meets all electrical specifications.
 Please contact your local sales office or Harris customer service for ordering information.





TRUTH TABLE CD54/74HC/HCT4051

	INPUT ST	TATES		"ON"
ENABLE	S ₂	S ₁	S ₀	CHANNELS
L	L	L	L	A0
L	L	L	Н	A1
L	L	Н	L	A2
L	L	Н	Н	А3
L	Н	L	L	A4
L	Н	L	Н	A5
L	Н	Н	L	A6
L	Н	Н	Н	A7
Н	Х	Х	Х	None

X = Don't care

Functional Diagram of HC/HCT4052 A CHANNELS IN/OUT A_3 A₀ A_2 v_{cc} 11) (15) (14) (12) TG TG TG **COMMON A BINARY** TG OUT/IN то LOGIC 1 OF 4 DECODER WITH ENABLE s₁ 9 LEVEL CONVERSION COMMON B TG OUT/IN s₀ (10) TG **E** 6 TG TG 7 V_{EE} В₀ B_3 **B CHANNELS IN/OUT**

TRUTH TABLE CD74HC4052, CD74HCT4052

ı	NPUT STATES	"ON"				
ENABLE	S ₁	CHANNELS				
L	L	L	A0, B0			
L	L	Н	A1, B1			
L	Н	L	A2. B2			
L	Н	Н	A3, B3			
Н	Х	Х	None			

X = Don't care

Functional Diagram of HC/HCT4053 **BINARY TO** IN/OUT Vcc 1 OF 2 $\overline{c_1}$ C₀ B₁ B₀ A₁ A₀ LOGIC LEVEL **DECODERS** 12 2 (13) CONVERSION WITH ENABLE (3) (5) (1) TG A COMMON OUT/IN s₀ (11) TG TG B COMMON OUT/IN s₁ (10) TG TG S_2 (9) C COMMON OUT/IN TG Ē 6 7 V_{EE} (8) GND

TRUTH TABLE CD74HC4053, CD74HCT4053

	INPUT ST	TATES		"ON"	
ENABLE	S ₀	S ₁	S ₂	CHANNELS	
L	L	L	L	C0, B0, A0	
L	Н	L	L	C0, B0, A1	
L	L	Н	L	C0, B1, A0	
L	Н	Н	L	C0, B1, A1	
L	L	L	Н	C1, B0, A0	
L	Н	L	Н	C1, B0, A1	
L	L	Н	Н	C1, B1, A0	
L	Н	Н	Н	C1, B1, A1	
Н	Х	Х	Х	None	

X = Don't care

Absolute Maximum Ratings (Note 3)

Thermal Information

Thermal Resistance (Typical, Note 4)	θ_{JA} ($^{\circ}C/W$)	θ _{JC} (^o C/W)
PDIP Package	90	N/A
SOIC Package	160	N/A
CERDIP Package	130	55
TSSOP Package	149	35
Maximum Junction Temperature		150 ^o C
Maximum Storage Temperature Range	65	5°C to 150°C
Maximum Lead Temperature (Soldering 10	0s)	300°C

Recommended Operating Conditions

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

PARAMETER	MIN	MAX	UNITS
Supply Voltage Range (For T _A = Full Package Temperature Range), V _{CC} (Note 5) CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
Supply Voltage Range (For T_A = Full Package Temperature Range), V_{CC} - V_{EE} CD54/74HC Types, CD54/74HCT Types (See Figure 1)	2	10	V
Supply Voltage Range (For T _A = Full Package Temperature Range), V _{EE} (Note 5) CD54/74HC Types, CD54/74HCT Types (See Figure 2)	0	-6	V
DC Input Control Voltage, V _I	GND	V _{CC}	V
Analog Switch I/O Voltage, V _{IS}	V _{EE}	Vcc	V
Operating Temperature, T _A	-55	125	°C
Input Rise and Fall Times, t_r , t_f 2V	0	1000	ns
4.5V	0	500	ns
6V	0	400	ns

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 3. All voltages referenced to GND unless otherwise specified.
- 4. $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.
- 5. In certain applications, the external load resistor current may include both V_{CC} and signal line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6V (calculated from r_{ON} values shown in Electrical Specifications table). No V_{CC} current will flow through R_L if the switch current flows into terminal 3 on the HC/HCT4051; terminals 3 and 13 on the HC/HCT4052; terminals 4, 14 and 15 on the HC/HCT4053.

Recommended Operating Area as a Function of Supply Voltages




FIGURE 1.




FIGURE 2.

DC Electrical Specifications

	TEST (CONDITIO	NS		AMBIENT TEMPERATURE, TA							
	V _{IS}	V _I	V _{EE}	v _{cc}	25°C		-40°C - 85°C		-55°C - 125°C		1	
PARAMETER	(V)	(V)	(V)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input Voltage,				2	1.5	-	-	1.5	-	1.5	-	V
V_{IH}				4.5	3.15	-	-	3.15	-	3.15	0	٧
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input Voltage,				2	-	-	0.5	-	0.5	-	0.5	٧
V_{IL}				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
On Resistance, r _{ON}	V _{CC} or V _{EE}	V _{IL} or	0	4.5	-	70	160	-	200	-	240	Ω
$I_O = 1$ mA, (Figure 11)		V _{IH}	0	6	-	60	140	-	175	-	210	Ω
			-4.5	4.5	-	40	120	-	150	-	180	Ω
	V _{CC} to V _{EE}		0	4.5	-	90	180	-	225	-	270	Ω
			0	6	-	80	160	-	200	-	240	Ω
			-4.5	4.5	-	45	130	-	162	-	195	Ω
Maximum On Resistance			0	4.5	-	10	-	-	-	-	-	Ω
Between any Two Channels, ∆r _{ON}			0	6	-	8.5	-	-	-	-	-	Ω
OIV			-4.5	4.5	-	5	-	-	-	-	-	Ω
Switch On/Off Leakage Current, I _{IZ}	For Switch Off: When V _{IS} = V _{CC} ,	V _{IL} or V _{IH}										
1 and 2 Channels	$V_{OS} = V_{EE};$ When $V_{IS} = V_{EE},$		0	6	-	-	±0.1	-	±1	-	±1	μΑ
4053	$V_{OS} = V_{CC}$		-5	5	-	-	±0.1	-	±1	-	±1	μΑ
4 Channels	For Switch On: All Applicable		0	6	-	-	±0.1	-	±1	-	±1	μΑ
4052	Combinations of V _{IS} and V _{OS}		-5	5	-	-	±0.2	-	±2	-	±2	μΑ
8 Channels	Voltage Levels		0	6	-	-	±0.2	-	±2	-	±2	μΑ
4051	1		-5	5	-	-	±0.4	-	±4	-	±4	μΑ
Control Input Leakage Current, I _{IL}		V _{CC} or GND	0	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current, I _{CC}	When $V_{IS} = V_{EE}$, $V_{OS} = V_{CC}$	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μА
I _O = 0	When $V_{IS} = V_{CC}$, $V_{OS} = V_{EE}$		-5	5	-	-	16	-	160	-	320	μА

DC Electrical Specifications (Continued)

	TEST (CONDITIO	NS		AMBIENT TEMPERATURE, TA							
	V .	l v	v			25°C		-40°C	- 85°C	-55°C	- 125 ⁰ C	
PARAMETER	V _{IS} (V)	(V)	V _{EE} (V)	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES		•							•	•	•	
High Level Input Voltage, VIH				4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage, V _{IL}				4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
On Resistance, ron	V _{CC} or V _{EE}	V _{IL} or	0	4.5	-	70	160	-	200	-	240	Ω
I _O = 1mA, (Figure 15)		V _{IH}	-	-	-	-	-	-	-	-	-	Ω
			-4.5	4.5	-	40	120	-	150	-	180	Ω
	V _{CC} to V _{EE}	1	0	4.5	-	90	180	-	225	-	270	Ω
			-	-	-	-	-	-	-	-	-	Ω
			-4.5	4.5	-	45	130	-	162	-	195	Ω
Maximum On Resistance Between any Two Channels, ∆r _{ON}			0	4.5	-	10	-	-	-	-	-	Ω
			-	-	-	-	-	-	-	-	-	Ω
O.V			-4.5	4.5	-	5	-	-	-	-	-	Ω
Switch On/Off Leakage Current, I _{IZ}	For Switch Off: When V _{IS} = V _{CC} ,	V _{IL} or V _{IH}										
1 and 2 Channels	$V_{OS} = V_{EE};$ When $V_{IS} = V_{EE},$		0	6	-	-	±0.1	-	±1	-	±1	μΑ
4053	V _{OS} = V _{CC} For Switch On:		-5	5	-	-	±0.1	-	±1	-	±1	μΑ
4 Channels	All Applicable		0	6	-	-	±0.1	-	±1	-	±1	μΑ
4052	Combinations of V _{IS} and V _{OS}		-5	5	-	-	±0.2	-	±2	-	±2	μА
8 Channels	Voltage Levels		0	6	-	-	±0.2	-	±2	-	±2	μΑ
4051	1		-5	5	-	-	±0.4	-	±4	-	±4	μА
Control Input Leakage Current, I _{IL}	-	(Note 7)	-	5.5	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current, I _{CC}	When $V_{IS} = V_{EE}$, $V_{OS} = V_{CC}$	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μА
I _O = 0	When $V_{IS} = V_{CC}$, $V_{OS} = V_{EE}$		-4.5	5.5	-	-	16	-	160	-	320	μА
Additional Quiescent Device Current, ΔI _{CC} (Note 6) Per Input Pin: 1 Unit Load		V _{CC} - 2.1		4.5 to 5.5	-	100	360	-	450	-	490	μА

NOTES:

- 6. For dual supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.
- 7. Any voltage between $V_{\mbox{\footnotesize CC}}$ and GND.

HCT Input Loading Table

TYPE	INPUT	UNIT LOADS (NOTE)
4051, 4053	All	0.5
4052	All	0.4

NOTE: Unit load is ΔI_{CC} limit specified in DC Specifications table, e.g., 360mA max. at 25°C.

Switching Specifications $V_{CC} = 5V$, $T_A = 25^{\circ}C$, Input t_r , $t_r = 6$ ns

		TYPICAL								
	C _L	4051		40	52	40	1			
PARAMETER	(pF)	нс	нст	нс	нст	нс	нст	UNITS		
Propagation Delay										
Switch IN to OUT, t _{PHL} , t _{PLH}	15	4	4	4	4	4	4	ns		
Switch Turn-Off (S or $\overline{\mathbb{E}}$), t _{PHZ} , t _{PLZ}	15	19	19	21	21	18	18	ns		
Switch Turn-On (S or $\overline{\mathbb{E}}$), t _{PZH} , t _{PZL}	15	19	23	27	29	18	20	ns		
Power Dissipation Capacitance, C _{PD} (Note 8)	-	50	52	74	76	38	42	pF		

NOTE:

8. C_{PD} is used to determine the dynamic power consumption, per package. $P_D = C_{PD} \ V_{CC}^2 \ f_I + \Sigma \ (C_L + C_S) \ V_{CC}^2 \ f_O$ $f_O =$ output frequency

f_I = input frequency

C_L = output load capacitance
C_S = switch capacitance
V_{CC} = supply voltage

Switching Specifications $C_L = 50pF$, Input t_r , $t_r = 6ns$

							A	MBIEN	IT TEM	PERAT	URE, T	A							
								25	°C		-40°C - 85°C				-55°C - 125°C				
		v	V	Н	С	Н	СТ	Н	С	Н	СТ	Н	С	Н	СТ				
PARAMETER	₹	V _{EE} (V)	V _{CC} (V)	MIN	MAX	MIN	МАХ	MIN	МАХ	MIN	MAX	MIN	MAX	MIN	MAX	UNITS			
Propagation Delay,		0	2	-	60	-	-	-	75	-	-	-	90	-	-	ns			
In to Out, t _{PLH} , t _{PHL}		0	4.5	-	12	-	12	-	15	-	15	-	18	-	18	ns			
		0	6	-	10	-	-	-	13	-	-	-	15	-	-	ns			
		-4.5	4.5	-	8	-	8	-	10	-	10	-	12	-	12	ns			
Maximum Switch Turn "Off" Delay from S or E to	4051	0	2	-	225	-	-	-	280	-	-	-	340	-	-	ns			
		0	4.5	-	45	-	45	-	56	-	56	-	68	-	68	ns			
Switch Output t _{PHZ} , t _{PLZ}		0	6	-	38	-	-	-	48	-	-	-	57	-	-	ns			
		-4.5	4.5	-	32	-	32	-	40	-	40	-	48	-	48	ns			
	4052	0	2	-	250	-	-	-	315	-	-	-	375	-	-	ns			
		0	4.5	-	50	-	50	-	63	-	63	-	75	-	75	ns			
		0	6	-	43	-	-	-	54	-	-	-	65	-	-	ns			
		-4.5	4.5	-	38	-	38	-	48	-	48	-	57	-	57	ns			
	4053	0	2	-	210	-	-	-	265	-	-	-	315	-	-	ns			
		0	4.5	-	42	-	44	-	53	-	55	-	63	-	66	ns			
		0	6	-	36	-	-	-	45	-	-	-	54	-	-	ns			
		-4.5	4.5	-	29	-	31	-	36	-	39	-	44	-	47	ns			

Switching Specifications $C_L = 50 pF$, Input t_r , $t_r = 6 ns$ (Continued)

PARAMETER		V _{EE} (V)	EE (V)	AMBIENT TEMPERATURE, T _A												
				25°C			-40°C - 85°C				-55°C - 125°C				1	
				нс		нст		нс		нст		нс		нст		1
				MIN	MAX	MIN	МАХ	MIN	MAX	MIN	MAX	MIN	МАХ	MIN	MAX	UNITS
Maximum Switch Turn "On" Delay from S or E to Switch Output tPZL, tPZH	4051	0	2	-	225	-	-	-	280	-	-	-	340	-	-	ns
		0	4.5	-	45	-	55	-	56	-	69	-	68	-	83	ns
		0	6	-	38	-	-	-	48	-	-	-	57	-	-	ns
		-4.5	4.5	-	32	-	39	-	40	-	49	-	48	-	59	ns
	4052	0	2	-	325	-	-	-	405	-	-	-	490	-	-	ns
		0	4.5	-	65	-	70	-	81	-	68	-	98	-	105	ns
		0	6	-	55	-	-	-	69	-	-	-	83	-	-	ns
		-4.5	4.5	-	46	-	48	-	58	-	60	-	69	-	72	ns
	4053	0	2	-	220	-	-	-	275	-	-	-	330	-	-	ns
		0	4.5	-	44	-	48	-	55	-	60	-	66	-	72	ns
		0	6	-	37	-	-	-	47	-	-	-	56	-	-	ns
		-4.5	4.5	-	31	-	34	-	39	-	43	-	47	-	51	ns
Input (Control) Capacitance, C _I		-	-	-	10	-	10	-	10	-	10	-	10	-	10	pF

Analog Channel Specifications Typical Values at $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	HC/HCT TYPES	V _{EE} (V)	V _{CC} (V)	HC/ HCT	UNITS
Switch Input Capacitance, C _I		All	-	-	5	pF
Common Output Capacitance, C _{COM}		4051	-	-	25	pF
		4052	-	-	12	pF
		4053	-	-	8	pF
Minimum Switch Frequency Response at -3dB, f _{MAX}	See Figure 3, Notes 9, 10	4051	-2.25	2.25	145	MHz
(Figures 12, 14, 16)		4052			165	MHz
		4053			200	MHz
		4051	-4.5	4.5	180	MHz
		4052			185	MHz
		4053			200	MHz


Analog Channel Specifications Typical Values at T_A = 25°C


PARAMETER	TEST CONDITIONS	HC/HCT TYPES	V _{EE} (V)	V _{CC} (V)	HC/ HCT	UNITS
Crosstalk Between any Two Switches (Note 12)	See Figure 4, Notes 10, 11	4051	-2.25	2.25	N/A	dB
		4052			(TBE)	dB
		4053			(TBE)	dB
		4051	-4.5	4.5	N/A	dB
		4052			(TBE)	dB
		4053			(TBE)	dB
Sinewave Distortion	See Figure 5	All	-2.25	2.25	0.035	%
		All	-4.5	4.5	0.018	%
E or S to Switch Feedthrough Noise	See Figure 6 Notes 10, 11	4051	-2.25	2.25	(TBE)	mV
		4052				mV
		4053				mV
		4051	-4.5	4.5	(TBE)	mV
		4052				mV
		4053				mV
Switch "OFF" Signal Feedthrough (Figures 13, 15, 17)	See Figure 7 Notes 10, 11	4051		2.25	-73	dB
		4052	-2.25		-65	dB
		4053			-64	dB
		4051	-4.5	4.5	-75	dB
		4052			-67	dB
		4053			-66	dB

NOTES:

- 9. Adjust input voltage to obtain 0dBm at V_{OS} for f_{IN} = 1MHz.
- 10. V_{IS} is centered at $(V_{CC} V_{EE})/2$.
- 11. Adjust input for 0dBm.
- 12. Not applicable for HC/HCT4051.

Test Circuits and Waveforms









FIGURE 3. FREQUENCY RESPONSE TEST CIRCUIT

FIGURE 4. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT






FIGURE 5. SINEWAVE DISTORTION TEST CIRCUIT

FIGURE 6. CONTROL TO SWITCH FEEDTHROUGH NOISE TEST CIRCUIT




FIGURE 7. SWITCH OFF SIGNAL FEEDTHROUGH

Test Circuits and Waveforms (Continued)





FIGURE 8A.







FIGURE 8B. HC TYPES

FIGURE 8C. HCT TYPES

FIGURE 8. SWITCH PROPAGATION DELAY, TURN-ON, TURN-OFF TIMES






FIGURE 9. SWITCH ON/OFF PROPAGATION DELAY TEST CIRCUIT

FIGURE 10. SWITCH IN TO SWITCH OUT PROPAGATION DELAY TEST CIRCUIT

Typical Performance Curves






FIGURE 11. TYPICAL ON RESISTANCE vs INPUT SIGNAL VOLTAGE



0 -20 V_{CC} = 2.25V GND = -2.25V $V_{EE} = -2.25V$ -40 $R_L = 50\Omega$ PIN 12 TO 3 B -60 $V_{CC} = 4.5V$ GND = -4.5V $V_{EE} = -4.5V$ $R_L = 50\Omega$ PIN 12 TO 3 -100 DAYNA WANK 10K 10M 100M FREQUENCY (Hz)

FIGURE 12. CHANNEL ON BANDWIDTH (HC/HCT4051)

FIGURE 13. CHANNEL OFF FEEDTHROUGH (HC/HCT4051)







FIGURE 14. CHANNEL ON BANDWIDTH (HC/HCT4052)

FIGURE 15. CHANNEL OFF FEEDTHROUGH (HC/HCT4052)

Typical Performance Curves (Continued)







FIGURE 16. CHANNEL ON BANDWIDTH (HC/HCT4053)

FIGURE 17. CHANNEL OFF FEEDTHROUGH (HC/HCT4053)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.