INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT04Hex inverter

Product specification
File under Integrated Circuits, IC06

September 1993





Hex inverter 74HC/HCT04

FEATURES

Output capability: standard

I_{CC} category: SSI

GENERAL DESCRIPTION

The 74HC/HCT04 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT04 provide six inverting buffers.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYI	UNIT		
STWIBUL	PARAWETER	CONDITIONS	нс	нст	UNIT	
t _{PHL} / t _{PLH}	propagation delay nA to nY	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	7	8	ns	
Cı	input capacitance		3.5	3.5	pF	
C _{PD}	power dissipation capacitance per gate	notes 1 and 2	21	24	pF	

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f_i = input frequency in MHz

fo = output frequency in MHz

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$

 C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC} For HCT the condition is V_I = GND to V_{CC} – 1.5 V


ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


Hex inverter 74HC/HCT04


PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 5, 9, 11, 13	1A to 6A	data inputs
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	V _{CC}	positive supply voltage











FUNCTION TABLE

INPUT	OUTPUT			
nA	nY			
L	Н			
Н	L			

Notes

H = HIGH voltage level
 L = LOW voltage level

Philips Semiconductors Product specification

Hex inverter 74HC/HCT04

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: SSI

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

SYMBOL	PARAMETER	T _{amb} (°C)						LINUT	TEST CONDITIONS		
		74HC									
		+25			-40 to +85		-40 to +125		UNIT	V _{CC} (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(3)	
t _{PHL} / t _{PLH}	propagation delay		25	85		105		130		2.0	
	nA to nY		9	17		21		26	ns	4.5	Fig.6
			7	14		18		22		6.0	
t _{THL} / t _{TLH}	output transition		19	75		95		110		2.0	
	time		7	15		19		22	ns	4.5	Fig.6
			6	13		16		19		6.0	

Philips Semiconductors Product specification

Hex inverter 74HC/HCT04

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: SSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.

To determine ΔI_{CC} per unit, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nA	1.20

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HCT									
		+25		−40 to +85		-40 to +125		UNIT	V _{CC} (V)	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay nA to nY		10	19		24		29	ns	4.5	Fig.6
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.6

AC WAVEFORMS




Fig.6 Waveforms showing the data input (nA) to data output (nY) propagation delays and the output transition times.

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.