

Dual-Port Synchronous SRAM 1024 Words X 4 Bits, Mux 4 Instance TSMC CLN90G 90nm Process

Overview

The dual-port synchronous SRAM is optimized for speed and density. The memory is designed to take full advantage of TSMC's 90nm CLN90G CMOS process.

The storage array is composed of eight-transistor bit cells with fully static circuitry. The SRAM operates at a voltage of 0.9V to 1.1V and a junction temperature range of -40°C to 125°C.

Instance Settings

Parameter	Setting		
Instance Name	SRAM_DP_ADV		
Process	CLN90G		
Words	1024		
Bits	4		
Mux	4		
Write Mask	off		
Extra Margin Adjustment	on		
Redundancy	off		
Soft Error Repair	none		
BIST Muxes	off		
Output Drive	6		
Power Routing Type	rings		
Ring Width	2μm		
Horizontal Ring Layer	MET3		
Vertical Ring Layer	MET4		
Top Metal	MET5-9		
Frequency	1.0 MHz		

Description

The dual-port synchronous RAM is a fully static memory with write enable (WENA, WENB), chip enable (CENA, CENB), address (AA, AB), data in (DA, DB) and data out (QA, QB) pins. The RAM is self-timed and consumes the minimum amount of power for read or write operations.

All synchronous inputs are latched on the rising-edge of the clock signal. When CENA is low and WENA is high the memory will read. When CENA and WENA are both low the word on the DA will be written to the memory and it will appear at the outputs (write-through).

When CENA is high the memory is deselected and forced into a low-power standby mode. Stored data is fully retained but memory access is disabled for data read or data write, the existing data outputs continue to drive their previous values.

The Extra Margin Adjustment allows you to adjust the width of the self timing pulse.

Refer to the users manual for a more detailed description of memory operation.




Physical Dimensions (units = μ m)

Parameter	Size
Core Width	149.0
Core Height	342.2
Footprint Width	166.7
Footprint Height	360.0

The footprint area includes the core area and user defined power routing and pin spacing.

Symbol



Pin Description

Pin	Description
AA[9:0], AB[9:0]	Port A & B Addresses (AA[0],AB[0] = LSB)
DA[3:0], DB[3:0]	Port A & B Data Inputs (DA[0],DB[0] = LSB)
CLKA, CLKB	Port A & B Clocks
CENA, CENB	Port A & B Chip Enables
WENA,WENB	Port A & B Write Enables (Active low)
QA[3:0], QB[3:0]	Port A & B Data Outputs (QA[0],QB[0] = LSB)
EMAA[2:0], EMAB[2:0]	Port A & B Margin Adjustment (EMAA[0],EMAB[0] = LSB)





Read Cycle Timing t_{cyc} t_{cyc} tckl tckl CLKA **CLKB** CENA **CENB** WENA WENB AA[j]AB[j] QA[i] Q1 QB[i]











Timing (units = ns)

The timing tables show values measured from the output threshold to the input threshold. The input pins are driven by standard slews. The slews and thresholds vary depending upon the process corner.

The timing tables values are applicable to both A and B ports of the memory even though only the A side is shown.

Pin	Symbol	Fast Process 1.1V, -40°C		Fast Process 1.1V, 125°C		Typical Process 1.0V, 25°C		Slow Process 0.9V, 125°C	
		Min	Max	Min	Max	Min	Max	Min	Max
Cycle time	t _{cyc0}	0.719		0.898		1.096		1.807	
Access time ^{1,2}	t _{a0}	0.552		0.660			0.990		1.674
Address setup	tas	0.191		0.238		0.306		0.486	
Address hold	t _{ah}	0.000		0.000		0.000		0.000	
Data setup	t _{ds}	0.154		0.187		0.214		0.344	
Data hold	t _{dh}	0.000		0.000		0.000		0.000	
Chip enable setup	t _{cs}	0.250		0.315		0.376		0.629	
Chip enable hold	t _{ch}	0.000		0.000		0.000		0.000	
Write enable setup	t _{ws}	0.231		0.306		0.332		0.520	
Write enable hold	t _{wh}	0.000		0.000		0.000		0.000	
Clock high	t _{ckh}	0.046		0.051		0.072		0.117	
Clock low	t _{ckl}	0.258		0.323		0.406		0.690	
Clock rise slew	t _{ckr}		1.000		1.000		1.000		1.000
Output load factor ³	K _{load}		0.419		0.525		0.743		1.100



Output delays and a load dependency (Kload) which is used to calculate: TotalDelay = FixedDelay + (Kload x Cload).

Access time is defined as the longest possible delay to valid output for the typical and slow corners, and the shortest possible delay for the fast corners.

The output load factor units are ns/pF.

Cycle and Access Timing for Different Values of Extra Margin Adjustment (units = ns)

Pin	Pin Symbol		rocess -40°C	Fast P 1.1V,	rocess 125°C	Typical 1.0V,	Process 25°C	Slow P 0.9V,	rocess 125°C
		Min	Max	Min	Max	Min	Max	Min	Max
Cycle time EMAA=0	t _{cyc0}	0.719		0.898		1.096		1.807	
Cycle time EMAA=1	t _{cyc1}	0.822		1.027		1.263		2.101	
Cycle time EMAA=2	t _{cyc2}	1.005		1.271		1.558		2.620	
Cycle time EMAA=3	t _{cyc3}	1.096		1.386		1.706		2.887	
Cycle time EMAA=4	t _{cyc4}	**		**		**		**	
Cycle time EMAA=5	t _{cyc5}	**		**		**		**	
Cycle time EMAA=6	t _{cyc6}	**		**		**		**	
Cycle time EMAA=7	t _{cyc7}	**		**		**		**	
Access time EMAA=0	t _{a0}	0.552		0.660			0.990		1.674
Access time EMAA=1	t _{a1}	0.654		0.789			1.156		1.969
Access time EMAA=2	t _{a2}	0.837		1.033			1.452		2.487
Access time EMAA=3	t _{a3}	0.928		1.148			1.600		2.754
Access time EMAA=4	t _{a4}	**		**			**		**
Access time EMAA=5	t _{a5}	**		**			**		**
Access time EMAA=6	t _{a6}	**		**			**		**
Access time EMAA=7	t _{a7}	**		**			**		**
EMAA setup	t _{emas}	0.719		0.898		1.096		1.807	
EMAA hold	t _{emah}	0.719		0.898		1.096		1.807	

^{**}Illegal setting of EMAA for this corner.

Pin Capacitance (units = fF)

Pin	Fast Process 1.1V, -40°C	Fast Process 1.1V, 125°C	Typical Process 1.0V, 25°C	Slow Process 0.9V, 125°C
AA,AB	60.260	59.740	59.570	57.060
DA,DB	1.889	1.873	1.856	1.746
CLKA,CLKB	115.600	113.400	111.300	109.100
CENA,CENB	42.810	42.070	42.900	41.640
WENA,WENB	48.770	48.010	48.760	47.240
EMAA,EMAB	39.520	38.860	39.510	38.260



Power (current units = mA)

Pin	Fast Process 1.1V, -40°C	Fast Process 1.1V, 125°C	Typical Process 1.0V, 25°C	Slow Process 0.9V, 125°C
AC Current (EMAA=0) ^{1,4}	5.23E-3	7.40E-3	4.50E-3	4.14E-3
AC Current (EMAA=1) ^{1,4}	5.23E-3	7.40E-3	4.50E-3	4.14E-3
AC Current (EMAA=2) ^{1,4}	5.23E-3	7.40E-3	4.50E-3	4.14E-3
AC Current (EMAA=3) ^{1,4}	5.23E-3	7.40E-3	4.50E-3	4.14E-3
AC Current (EMAA=4) ^{1,4}	5.23E-3	7.41E-3	4.50E-3	4.15E-3
AC Current (EMAA=5) ^{1,4}	5.23E-3	7.41E-3	4.50E-3	4.15E-3
AC Current (EMAA=6) ^{1,4}	5.23E-3	7.41E-3	4.50E-3	4.15E-3
AC Current (EMAA=7) ^{1,4}	5.23E-3	7.41E-3	4.50E-3	4.15E-3
Read AC Current (EMAA=0) ⁴	5.19E-3	7.36E-3	4.46E-3	4.11E-3
Read AC Current (EMAA=1) ⁴	5.19E-3	7.36E-3	4.46E-3	4.11E-3
Read AC Current (EMAA=2) ⁴	5.19E-3	7.36E-3	4.46E-3	4.11E-3
Read AC Current (EMAA=3) ⁴	5.19E-3	7.36E-3	4.46E-3	4.11E-3
Read AC Current (EMAA=4) ⁴	5.19E-3	7.36E-3	4.46E-3	4.11E-3
Read AC Current (EMAA=5) ⁴	5.19E-3	7.36E-3	4.46E-3	4.11E-3
Read AC Current (EMAA=6) ⁴	5.19E-3	7.36E-3	4.46E-3	4.11E-3
Read AC Current (EMAA=7) ⁴	5.19E-3	7.36E-3	4.46E-3	4.11E-3
Write AC Current (EMAA=0) ⁴	5.27E-3	7.45E-3	4.54E-3	4.18E-3
Write AC Current (EMAA=1) ⁴	5.27E-3	7.45E-3	4.54E-3	4.18E-3
Write AC Current (EMAA=2)4	5.27E-3	7.45E-3	4.54E-3	4.18E-3
Write AC Current (EMAA=3)4	5.27E-3	7.45E-3	4.54E-3	4.18E-3
Write AC Current (EMAA=4) ⁴	5.27E-3	7.45E-3	4.54E-3	4.18E-3
Write AC Current (EMAA=5) ⁴	5.27E-3	7.45E-3	4.54E-3	4.18E-3
Write AC Current (EMAA=6)4	5.27E-3	7.45E-3	4.54E-3	4.18E-3
Write AC Current (EMAA=7) ⁴	5.27E-3	7.45E-3	4.54E-3	4.18E-3
Peak Current	29.97	26.32	19.61	12.18
Deselected Current ^{2,4}	2.21E-3	-1.40E-5	1.85E-3	1.62E-3
Standby Current ³	2.93E-1	7.99	1.51E-1	4.10E-1



¹ The AC current value assumes 50% read and write operations, where all addresses and 50% of input and output pins switch at the user defined frequency of 1.0MHz. It is assumed that EMAA pins do not switch.

2 The deselected current assumes the memory is deselected, all addresses switch, and 50% of input pins switch at the user defined frequency of 1.0MHz. The logic switching component of deselected power becomes negligibly small if the input pins are held stable by externally controlling these signals with chip select. It is assumed that EMAA pins do not switch.

The standby current value is independent of frequency and assumes all inputs and outputs are stable.

The standby current component is not included in this value.

Clock Noise Limit

Cymbal	Fast Process 1.1V, -40°C		Fast Process 1.1V, 125°C		Typical Process 1.0V, 25°C		Slow Process 0.9V, 125°C	
Symbol	Pulse Width	Voltage	Pulse Width	Voltage	Pulse Width	Voltage	Pulse Width	Voltage
CLKA, CLKB	10.0ns	0.3V	10.0ns	0.2V	10.0ns	0.3V	10.0ns	0.3V

The clock noise limit is the maximum voltage allowed (for the indicated pulse width) that does not cause an unintentional memory cycle or other memory failure.

Supply Noise Limit (units = V)

Pin	Fast Process 1.1V, -40°C	Fast Process 1.1V, 125°C	Typical Process 1.0V, 25°C	Slow Process 0.9V, 125°C
Power	0.11	0.11	0.10	0.09
Ground	0.11	0.11	0.10	0.09

The power and ground noise limit is the maximum supply voltage transition that is allowed without causing a memory

Artisan Components, Artisan and Process-Perfect are registered trademarks of Artisan Components, Inc. in the United States. Accelerated Retention Test, ArtNuvo, ArtiGrid, Extra Margin Adjustment, and Flex-Repair are trademarks of Artisan Components, Inc. Artisan acknowledges the trademarks of other organizations for their respective products or services mentioned in this document.

Artisan Components reserves the right to make changes to and products or services herein at any time without notice. Artisan Components does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Artisan Components; nor does the purchase, lease or use of a product or service from Artisan Components convey a license under any patent rights, copyrights, trademark rights or any other intellectual property rights of Artisan Components or of third parties.