

Dual-Port Synchronous SRAM 2048 Words X 8 Bits, Mux 16 Instance TSMC CLN90G 90nm Process

Overview

The dual-port synchronous SRAM is optimized for speed and density. The memory is designed to take full advantage of TSMC's 90nm CLN90G CMOS process.

The storage array is composed of eight-transistor bit cells with fully static circuitry. The SRAM operates at a voltage of 0.9V to 1.1V and a junction temperature range of -40°C to 125°C.

Instance Settings

| Parameter | Setting |
|-------------------------|-------------|
| Instance Name | SRAM_DP_ADV |
| Process | CLN90G |
| Words | 2048 |
| Bits | 8 |
| Mux | 16 |
| Write Mask | off |
| Extra Margin Adjustment | on |
| Redundancy | off |
| Soft Error Repair | none |
| BIST Muxes | off |
| Output Drive | 6 |
| Power Routing Type | rings |
| Ring Width | 2μm |
| Horizontal Ring Layer | MET3 |
| Vertical Ring Layer | MET4 |
| Top Metal | MET5-9 |
| Frequency | 1.0 MHz |

Description

The dual-port synchronous RAM is a fully static memory with write enable (WENA, WENB), chip enable (CENA, CENB), address (AA, AB), data in (DA, DB) and data out (QA, QB) pins. The RAM is self-timed and consumes the minimum amount of power for read or write operations.

All synchronous inputs are latched on the rising-edge of the clock signal. When CENA is low and WENA is high the memory will read. When CENA and WENA are both low the word on the DA will be written to the memory and it will appear at the outputs (write-through).

When CENA is high the memory is deselected and forced into a low-power standby mode. Stored data is fully retained but memory access is disabled for data read or data write, the existing data outputs continue to drive their previous values.

The Extra Margin Adjustment allows you to adjust the width of the self timing pulse.

Refer to the users manual for a more detailed description of memory operation.




Physical Dimensions (units = μ m)

| Parameter | Size |
|------------------|-------|
| Core Width | 394.8 |
| Core Height | 210.2 |
| Footprint Width | 412.6 |
| Footprint Height | 228.0 |

The footprint area includes the core area and user defined power routing and pin spacing.

Symbol



Pin Description

| 2000p | |
|----------------------|--|
| Pin | Description |
| AA[10:0], AB[10:0] | Port A & B Addresses (AA[0],AB[0] = LSB) |
| DA[7:0], DB[7:0] | Port A & B Data Inputs (DA[0],DB[0] = LSB) |
| CLKA, CLKB | Port A & B Clocks |
| CENA, CENB | Port A & B Chip Enables |
| WENA,WENB | Port A & B Write Enables (Active low) |
| QA[7:0], QB[7:0] | Port A & B Data Outputs (QA[0],QB[0] = LSB) |
| EMAA[2:0], EMAB[2:0] | Port A & B Margin Adjustment (EMAA[0],EMAB[0] = LSB) |





Read Cycle Timing t_{cyc} t_{cyc} tckl tckl CLKA **CLKB** CENA **CENB** WENA WENB AA[j]AB[j] QA[i] Q1 QB[i]











Timing (units = ns)

The timing tables show values measured from the output threshold to the input threshold. The input pins are driven by standard slews. The slews and thresholds vary depending upon the process corner.

The timing tables values are applicable to both A and B ports of the memory even though only the A side is shown.

| Pin | Symbol | Fast Process 1.1V, -40°C | | Fast Process 1.1V, 125°C | | Typical Process 1.0V, 25°C | | Slow Process 0.9V, 125°C | |
|---------------------------------|-------------------|-----------------------------|-------|-----------------------------|-------|-------------------------------|-------|-----------------------------|-------|
| | | Min | Max | Min | Max | Min | Max | Min | Max |
| Cycle time | t _{cyc0} | 0.774 | | 0.987 | | 1.179 | | 1.964 | |
| Access time ^{1,2} | t _{a0} | 0.553 | | 0.667 | | | 1.038 | | 1.748 |
| Address setup | tas | 0.266 | | 0.335 | | 0.425 | | 0.704 | |
| Address hold | t _{ah} | 0.000 | | 0.000 | | 0.000 | | 0.000 | |
| Data setup | t _{ds} | 0.150 | | 0.184 | | 0.215 | | 0.356 | |
| Data hold | t _{dh} | 0.000 | | 0.000 | | 0.000 | | 0.000 | |
| Chip enable setup | t _{cs} | 0.250 | | 0.315 | | 0.372 | | 0.627 | |
| Chip enable hold | t _{ch} | 0.000 | | 0.000 | | 0.000 | | 0.000 | |
| Write enable setup | t _{ws} | 0.237 | | 0.309 | | 0.343 | | 0.544 | |
| Write enable hold | t _{wh} | 0.000 | | 0.000 | | 0.000 | | 0.000 | |
| Clock high | t _{ckh} | 0.045 | | 0.052 | | 0.072 | | 0.112 | |
| Clock low | t _{ckl} | 0.259 | | 0.315 | · | 0.402 | | 0.668 | |
| Clock rise slew | t _{ckr} | | 1.000 | | 1.000 | | 1.000 | | 1.000 |
| Output load factor ³ | K _{load} | | 0.434 | | 0.542 | | 0.727 | | 1.000 |



Output delays and a load dependency (Kload) which is used to calculate: TotalDelay = FixedDelay + (Kload x Cload).

Access time is defined as the longest possible delay to valid output for the typical and slow corners, and the shortest possible delay for the fast corners.

The output load factor units are ns/pF.

Cycle and Access Timing for Different Values of Extra Margin Adjustment (units = ns)

| Pin | Symbol | Fast Process 1.1V, -40°C | | | | Typical Process 1.0V, 25°C | | Slow Process 0.9V, 125°C | |
|--------------------|-------------------|-----------------------------|-----|-------|-----|-------------------------------|-------|-----------------------------|-------|
| | | Min | Max | Min | Max | Min | Max | Min | Max |
| Cycle time EMAA=0 | t _{cyc0} | 0.774 | | 0.987 | | 1.179 | | 1.964 | |
| Cycle time EMAA=1 | t _{cyc1} | 0.872 | | 1.113 | | 1.343 | | 2.244 | |
| Cycle time EMAA=2 | t _{cyc2} | 1.057 | | 1.358 | | 1.636 | | 2.766 | |
| Cycle time EMAA=3 | t _{cyc3} | 1.146 | | 1.473 | | 1.782 | | 3.030 | |
| Cycle time EMAA=4 | t _{cyc4} | ** | | ** | | ** | | ** | |
| Cycle time EMAA=5 | t _{cyc5} | ** | | ** | | ** | | ** | |
| Cycle time EMAA=6 | t _{cyc6} | ** | | ** | | ** | | ** | |
| Cycle time EMAA=7 | t _{cyc7} | ** | | ** | | ** | | ** | |
| Access time EMAA=0 | t _{a0} | 0.553 | | 0.667 | | | 1.038 | | 1.748 |
| Access time EMAA=1 | t _{a1} | 0.651 | | 0.793 | | | 1.201 | | 2.028 |
| Access time EMAA=2 | t _{a2} | 0.836 | | 1.038 | | | 1.495 | | 2.550 |
| Access time EMAA=3 | t _{a3} | 0.925 | | 1.153 | | | 1.641 | | 2.814 |
| Access time EMAA=4 | t _{a4} | ** | | ** | | | ** | | ** |
| Access time EMAA=5 | t _{a5} | ** | | ** | | | ** | | ** |
| Access time EMAA=6 | t _{a6} | ** | | ** | | | ** | | ** |
| Access time EMAA=7 | t _{a7} | ** | | ** | | | ** | | ** |
| EMAA setup | t _{emas} | 0.774 | | 0.987 | | 1.179 | | 1.964 | |
| EMAA hold | t _{emah} | 0.774 | | 0.987 | | 1.179 | | 1.964 | |

^{**}Illegal setting of EMAA for this corner.

Pin Capacitance (units = fF)

| Pin | Fast Process 1.1V, -40°C | Fast Process 1.1V, 125°C | Typical Process 1.0V, 25°C | Slow Process 0.9V, 125°C |
|-----------|-----------------------------|-----------------------------|-------------------------------|-----------------------------|
| AA,AB | 59.860 | 59.450 | 59.510 | 57.000 |
| DA,DB | 25.450 | 25.240 | 25.090 | 23.770 |
| CLKA,CLKB | 115.600 | 113.400 | 111.300 | 109.100 |
| CENA,CENB | 42.480 | 41.840 | 42.820 | 41.600 |
| WENA,WENB | 48.400 | 47.750 | 48.680 | 47.190 |
| EMAA,EMAB | 39.220 | 38.650 | 39.450 | 38.210 |



Power (current units = mA)

| Pin | Fast Process 1.1V, -40°C | Fast Process 1.1V, 125°C | Typical Process 1.0V, 25°C | Slow Process 0.9V, 125°C |
|--|-----------------------------|-----------------------------|-------------------------------|-----------------------------|
| AC Current (EMAA=0) ^{1,4} | 8.68E-3 | 3.19E-2 | 7.51E-3 | 7.29E-3 |
| AC Current (EMAA=1) ^{1,4} | 8.68E-3 | 3.19E-2 | 7.51E-3 | 7.30E-3 |
| AC Current (EMAA=2) ^{1,4} | 8.68E-3 | 3.19E-2 | 7.52E-3 | 7.30E-3 |
| AC Current (EMAA=3) ^{1,4} | 8.68E-3 | 3.19E-2 | 7.52E-3 | 7.30E-3 |
| AC Current (EMAA=4) ^{1,4} | 8.68E-3 | 3.20E-2 | 7.52E-3 | 7.31E-3 |
| AC Current (EMAA=5) ^{1,4} | 8.68E-3 | 3.20E-2 | 7.51E-3 | 7.31E-3 |
| AC Current (EMAA=6) ^{1,4} | 8.68E-3 | 3.20E-2 | 7.52E-3 | 7.31E-3 |
| AC Current (EMAA=7) ^{1,4} | 8.68E-3 | 3.20E-2 | 7.51E-3 | 7.31E-3 |
| Read AC Current (EMAA=0) ⁴ | 8.46E-3 | 3.17E-2 | 7.32E-3 | 7.11E-3 |
| Read AC Current (EMAA=1) ⁴ | 8.46E-3 | 3.17E-2 | 7.32E-3 | 7.12E-3 |
| Read AC Current (EMAA=2)4 | 8.47E-3 | 3.17E-2 | 7.32E-3 | 7.12E-3 |
| Read AC Current (EMAA=3) ⁴ | 8.46E-3 | 3.18E-2 | 7.32E-3 | 7.12E-3 |
| Read AC Current (EMAA=4) ⁴ | 8.46E-3 | 3.18E-2 | 7.32E-3 | 7.13E-3 |
| Read AC Current (EMAA=5) ⁴ | 8.46E-3 | 3.18E-2 | 7.32E-3 | 7.13E-3 |
| Read AC Current (EMAA=6) ⁴ | 8.47E-3 | 3.18E-2 | 7.32E-3 | 7.13E-3 |
| Read AC Current (EMAA=7) ⁴ | 8.47E-3 | 3.18E-2 | 7.32E-3 | 7.13E-3 |
| Write AC Current (EMAA=0)4 | 8.90E-3 | 3.21E-2 | 7.71E-3 | 7.47E-3 |
| Write AC Current (EMAA=1) ⁴ | 8.90E-3 | 3.21E-2 | 7.71E-3 | 7.48E-3 |
| Write AC Current (EMAA=2)4 | 8.90E-3 | 3.21E-2 | 7.71E-3 | 7.48E-3 |
| Write AC Current (EMAA=3)4 | 8.90E-3 | 3.21E-2 | 7.71E-3 | 7.48E-3 |
| Write AC Current (EMAA=4) ⁴ | 8.89E-3 | 3.22E-2 | 7.71E-3 | 7.49E-3 |
| Write AC Current (EMAA=5) ⁴ | 8.90E-3 | 3.22E-2 | 7.71E-3 | 7.49E-3 |
| Write AC Current (EMAA=6) ⁴ | 8.90E-3 | 3.22E-2 | 7.71E-3 | 7.49E-3 |
| Write AC Current (EMAA=7) ⁴ | 8.90E-3 | 3.22E-2 | 7.71E-3 | 7.49E-3 |
| Peak Current | 36.21 | 31.63 | 23.17 | 14.13 |
| Deselected Current ^{2,4} | 4.26E-3 | 3.60E-3 | 3.74E-3 | 3.36E-3 |
| Standby Current ³ | 3.13E-1 | 9.66 | 1.54E-1 | 3.84E-1 |



¹ Illegal setting of EMAA for this corner.

The AC current value assumes 50% read and write operations, where all addresses and 50% of input and output pins switch at the user defined frequency of 1.0MHz. It is assumed that EMAA pins do not switch.

The deselected current assumes the memory is deselected, all addresses switch, and 50% of input pins switch at the user defined frequency of 1.0MHz. The logic switching component of deselected power becomes negligibly small if the input pins are held stable by externally controlling these signals with chip select. It is assumed that EMAA pins do not switch.

^{3.} The standby current value is independent of frequency and assumes all inputs and outputs are stable.

The standby current component is not included in this value.

Clock Noise Limit

| Cymbal | Fast Process 1.1V, -40°C | | Fast Process 1.1V, 125°C | | Typical Process 1.0V, 25°C | | Slow Process 0.9V, 125°C | |
|------------|-----------------------------|---------|-----------------------------|---------|-------------------------------|---------|-----------------------------|---------|
| Symbol | Pulse Width | Voltage | Pulse Width | Voltage | Pulse Width | Voltage | Pulse Width | Voltage |
| CLKA, CLKB | 10.0ns | 0.3V | 10.0ns | 0.2V | 10.0ns | 0.3V | 10.0ns | 0.3V |

The clock noise limit is the maximum voltage allowed (for the indicated pulse width) that does not cause an unintentional memory cycle or other memory failure.

Supply Noise Limit (units = V)

| Pin | Fast Process 1.1V, -40°C | Fast Process 1.1V, 125°C | Typical Process 1.0V, 25°C | Slow Process 0.9V, 125°C |
|--------|-----------------------------|-----------------------------|-------------------------------|-----------------------------|
| Power | 0.11 | 0.11 | 0.10 | 0.09 |
| Ground | 0.11 | 0.11 | 0.10 | 0.09 |

The power and ground noise limit is the maximum supply voltage transition that is allowed without causing a memory

Artisan Components, Artisan and Process-Perfect are registered trademarks of Artisan Components, Inc. in the United States. Accelerated Retention Test, ArtNuvo, ArtiGrid, Extra Margin Adjustment, and Flex-Repair are trademarks of Artisan Components, Inc. Artisan acknowledges the trademarks of other organizations for their respective products or services mentioned in this document.

Artisan Components reserves the right to make changes to and products or services herein at any time without notice. Artisan Components does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Artisan Components; nor does the purchase, lease or use of a product or service from Artisan Components convey a license under any patent rights, copyrights, trademark rights or any other intellectual property rights of Artisan Components or of third parties.