

## **Metastability Considerations**

XAPP077 January, 1997 (Version 1.0)

Application Note

### Summary

Metastability is unavoidable in asynchronous systems. However, using the formulas and test measurements supplied here, designers can calculate the probability of failure. Design techniques for minimizing metastability are also provided.

#### Xilinx Families

XC7300, XC9500

### Introduction

Metastability in digital systems can occur when the data input to a flip-flop is asynchronous to the clock, which can lead to setup or hold time violations. Metastability can appear as a flip-flop that switches late or doesn't switch at all. It can present a brief pulse at a flip-flop output (called a runt pulse) or cause flip-flop output oscillations. Any of these conditions can cause system failures.

The usual cause of metastability is a setup time violation, as demonstrated in Figure 1. If setup time violation is unavoidable, it is possible to calculate how frequently the flip-flop will fail. The industry standard formula for Mean Time Between Failures (MTBF) for a metastable flip-flop is given by:

$$MTBF = (e^{(-C2*tMET)}) / (C1*Fc*Fd)$$

#### where:

- e = 2.718281828...
- t<sub>MET</sub> = time delay for the metastability to resolve itself
- F<sub>C</sub> = the clocking frequency
- Fd = the data frequency
- C1 = a constant representing the metastability catching setup time window
- C2 = a constant describing the speed with which the metastable condition is resolved

This formula has been used over the last 25 years and is found to be accurate. The variables in the expression are functions of the flip-flop design, its process technology, the clocking rate, and the data switching speed, which are discussed in the following sections.




Figure 1: Metastability Measurement Circuit

## **Metastability Measurement**

To test for metastability, a flip-flop is isolated within the CPLD and a clock is applied with asynchronous data input. The data is applied by an independent clocking source that is not related to the signal attached to the flip-flop clock input. The flip-flop eventually encounters a metastable state, which is observed by comparing the state of the flip-flop with it's state at a subsequent time, before the state should have changed again. If the state samples do not match, a metastable condition has occurred and a counter is incremented.

Two other questions must also be answered, and are given time parameters corresponding to their longevity:

- How often does metastability occur (related to C1)?
- How long does the metastable state persist when it does occur (related to C2)?

MTBF is inversely proportional to the clock rate (Fc) and the data rate (Fd). In designs having asynchronous data, most designers do not know their data rate, so it is difficult to estimate the MTBF accurately. Usually, a small time period is considered (10 seconds, for example) and the number of clocks and data transitions during the small time is used to define Fc and Fd. As the time delay is increased, the number of failures decreases dramatically.

By counting the number of failures over time, MTBF can be directly calculated. The values are derived by a formula which includes counts of the number of failures and the time delays for sampling.

### Metastability Constants for Xilinx CPLDs

As shown in Figure 1, data is applied to flip-flop A asynchronously with respect to the clock input. The output of flip-flop A passes to two other flip-flops and a simple comparison of the two outputs is made. Note that flip-flop C and D are clocked by the inverted clock. If flip-flop B and C are not identical, a logical one will be captured by flip flop D, indicating a metastable event has occurred.

At 25 degrees C, with Vcc = 5.0 volts, several XC7300 and XC9500 devices were repeatedly measured. By knowing two MTBF values and two  $t_{MET}$  times, the constants C2 and C1 are obtained through the following expressions:

- C1 = e<sup>(-C2\* tMET)</sup> / (MTBF \* Fc\*Fd)
- C2 = Ln (▲ MTBF) / ▲ t<sub>MFT</sub>
- Fc = Frequency of the clock (10Mhz for these tests)
- Fd = Frequency of the data (1Mhz for these tests)
- t<sub>MFT</sub> = (Ln(MTBF \* Fc \*Fd \* C1)) / C2

For the XC7300 family:

- $C2 = 3.49 *10^9$
- C1 =  $1.0238 * 10^{-15}$

For the XC9500 family

- $C2 = 6.1172 *10^9$
- C1 =  $9.554 * 10^{-18}$

As shown in Figure 2, the MTBF goes up dramatically as additional time delay for sampling the outputs increases. As a point of reference, 1 year is about 31.5 million seconds.




Figure 2: LOG MTBF versus t<sub>MFT</sub>



## **Design Considerations**

To determine how to safely use a flip-flop, using the previous equation:

- 1. Determine a desired MTBF.
- 2. Insert the C1 and C2 values into the equation for the chosen flip-flop.
- Determine whether data transitions are asynchronous or synchronous with respect to the clock. If they are asynchronous, use the average data switching rate calculated in step 4, as follows. If they are synchronous, use the quoted setup and hold times.
- 4. Calculate t<sub>MET</sub> using the formula:

$$t_{MET} = (Ln(MTBF * Fc *Fd * C1)) / C2$$

If the flip-flop passes through any output that causes it to have delays, add that delay to the t<sub>MFT</sub> expression.

Another way to decrease the effects of metastability is to cascade multiple flip-flops. Because metastability is a statistical effect, the possibility of metastability diminishes for cascaded flip-flops. Figure 3 shows a typical application.




Figure 3: Synchronizing with a Cascaded Flip-Flop

Also, if setup and hold time violations are unavoidable, additional time delay may be added to provide more settling time.

### Conclusion

Metastability is unavoidable in asynchronous systems but careful attention to design can usually prevent the problem of violating setup and hold times. Other design techniques exist for improving metastability performance and are described in the following references.

#### References

- ANSI/IEEE Std. 1014-1987, IEEE Standard for a Versatile Backplane Bus: VMEbus, Appendix D (Metastability and Synchronization), pg. 281-295
- Metastable behavior in digital systems, L. Kleeman and A. Cantoni, IEEE Design & Test of Computers, Dec. 1987
- Measured Flip-Flop Responses to Marginal Triggering. IEEE Transaction on Computers, vol. C-32, no 12, Dec. 1983. pp 1207-1209.
- High Speed Digital Design (A Handbook of Black Magic), H.W. Johnson and M. Graham, Prentice-Hall, 1993, pp 120 - 131



# **Metastable Recovery**

XAPP 094 November 24, 1997 (Version 2.1)

Application Note By Peter Alfke and Brian Philofsky

## Introduction

Whenever a clocked flip-flop synchronizes an asynchronous input, there is a small probability that the flip-flop output will exhibit an unpredictable delay. This happens when the input transition not only violates the setup and hold-time specifications, but actually occurs within the tiny timing window where the flip-flop accepts the new input. Under these circumstances, the flip-flop can enter a symmetrically balanced transitory state, called metastable (meta = between).

While the slightest deviation from perfect balance will cause the output to revert to one of its two stable states, the delay in doing so depends not only on the gain-bandwidth product of the circuit, but also on how perfect the balance is, and on the noise level within the circuit; the delay can, therefore, only be described in statistical terms.

The problem for the system designer is not the illegal logic level in the balanced state (it's easy enough to translate that to either a 0 or a 1), but the unpredictable timing of the final change to a valid logic state. If the metastable flip-flop drives two destinations with differing path delays, one des-

tination might clock in the final data state while the other does not.

With the help of a self-contained circuit, Xilinx evaluated the XC4000 and XC3000-series flip-flops. The result of this evaluation shows the Xilinx flip-flop to be superior in metastable performance to many popular MSI and PLD devices.

Since metastability can only be measured statistically, this data was obtained by configuring several different Xilinx FPGAs with a detector circuit shown in Figure 1. The flip-flop under test receives the asynchronous ~1-MHz signal on its D input, and is clocked by a much higher manually adjustable frequency. The output QA feeds two flip-flops in parallel, one (QB) being clocked by the same clock edge, the other (QC) being clocked by the opposite clock edge. When clocked at a low frequency, each input change gets captured by the rising clock edge and appears first on QA, then, after the falling clock edge, on QC, and finally, after the subsequent rising clock edge, on QB.

If a metastable event in the first flip-flop increases the settling time on QA so much that QC misses the change, but QB still captures it on the next rising clock edge, this error




Figure 1: Test Circuit and Timing Diagram

can be detected by feeding the XOR of QB and QC into a falling-edge triggered flip-flop. Its output (QD) is normally Low, but goes High for one clock period each time the asynchronous input transition caused such a metastable delay in QA. The frequency of metastable events can be observed with a 16-bit counter driven by QD.

By changing the clock frequency, and thus the clock halfperiod, the amount of acceptable metastable delay on the QA output can be varied, and the resulting frequency of metastable events can be observed on the counter outputs.

As expected, no metastable events were observed at clock rates below 70 MHz for the XC4005-6, or below 100 MHz for the XC4005E-3, since a half clock period at those frequencies is adequate for almost any metastability-resolution delay. Increasing the clock rate slightly brought a sudden burst of metastable events. Careful adjustment of the clock frequency gave repeatable, reliable measurements.

# **Metastability Measurements**

The circuit of Figure 1 was implemented in five different Xilinx devices: two cutting-edge devices using 0.5 micron, 3-layer-metal technology, the XC4005E-3 and the XC3142A-09, one device, the XC5206 using 0.6 micron, 3-layer-metal, and, for comparison purposes, also in two older-technology devices, the XC4005-6 and the XC3042-70.

In each device two different implementations put QA, the flip-flop under test, into an IOB and a CLB (Except for the XC5200 family which has no flip-flops in the IOB). The XC4000-series devices showed little difference between IOB and CLB behavior, but in the XC3000-series devices, the IOB flip-flops showed dramatically better metastable performance than the CLB flip-flops. This difference can be traced to subtle differences in circuit design and layout, and will guide us to further improvements in metastable performance in future designs.

Metastable measurement results are listed in Table 1, and are plotted in Figure 2. The results for XC4000E-3 (IOB and CLB) and for XC3100A-09 IOB flip-flops are outstanding, far superior to most metastable data published anywhere else. When granted 2 or 3 ns of extra settling delay, these devices come close to eliminating the problems caused by metastability, since their MTBF exceeds millions of years.

The older-technology devices are obviously less impressive, but they still show acceptable performance, especially in the IOB input flip-flops that are normally used to synchronize asynchronous input signals.

Table 1 lists the experimental results from which the exponential factor K2 was derived. The clock frequency was adjusted manually, while observing the LSB and the MSB of the 16-bit error counter.  $F_L$  is the clock frequency that generated a ~1 Hz error rate,  $F_H$  generated a ~64,000 Hz error rate.

K2 is derived by dividing In 64,000 by the half-period difference

**Table 1: Metastable Measurement Results** 

Device	F <sub>L</sub> (MHz)	F <sub>H</sub> (MHz)	Half-period Difference (ns)	K2 (1/ ns)
XC4005E-3 IOB	111.5	131.6	0.685	16.1
XC4005E-3 CLB	109.0	124.4	0.568	19.4
XC4005-6 IOB	73.0	90.0	1.294	8.5
XC4005-6 CLB	71.2	88.8	1.392	7.9
XC5206-5 CLB	70.8	79.8	0.80	13.7
XC3142A-09 IOB	152.2	206.6	0.87	12.7
XC3142A-09 CLB	107.4	211.3	2.29	4.8
XC3042-70 IOB	46.6	61.5	2.60	4.2
XC3042-70 CLB	41.9	64.8	4.22	2.6

# **Metastability Calculations**

The Mean Time Between Failures (MTBF) can only be defined statistically. It is inversely proportional to the product of the two frequencies involved, the clock frequency and the average frequency of the asynchronous data changes, provided that these two frequencies are independent and have no correlation.

The generally accepted equation for MTBF is

MTBF = 
$$\frac{e^{K2 * t}}{F1 * F2 * K1}$$

K1 represents the metastability-catching set-up time window, which describes the likelihood of going metastable.

K2 is an exponent that describes the speed with which the metastable condition is being resolved. K2 is an indication of the gain-bandwidth product in the feedback path of the master latch of the master-slave flip-flop. A small increase in K2 results in an enormous improvement in MTBF.

With F1 = 1 MHz, F2 = 10 MHz and K1 =  $0.1 \text{ ns} = 10^{-10} \text{ s}$ :

MTBF (in seconds) =  $10^{-3} * e^{K2*t}$ 

Experimentally derived (see Table 1):

K2 = 16.1 per ns, for the XC4005E-3 IOB flip-flops

K2 = 19.4 per ns, for the XC4005E-3 CLB flip-flops

K2 = 8.5 per ns, for the XC4005-6 IOB flip-flops

K2 = 7.9 per ns, for the XC4005-6 CLB flip-flops

K2 = 13.7 per ns, for the XC5206-5 CLB flip-flops

K2 = 12.7 per ns, for the XC3142A-09 IOB flip-flops

K2 = 4.8 per ns, for the XC3142A-09 CLB flip-flops

K2 = 4.2 per ns, for the XC3042-70 IOB flip-flops

K2 = 2.6 per ns, for the XC3042-70 CLB flip-flops




Figure 2: Mean Time Between Failure for various IOB and CLB flip-flop outputs when synchronizing a ~1 MHz asynchronous input with a 10 MHz clock.

For other operating conditions, divide MTBF by the product of the two frequencies. For a ~10 MHz asynchronous input synchronized by a 40 MHz clock, the MTBF is 40 times

shorter than plotted; for a  $\sim$ 50 kHz signal synchronized by a 1 MHz clock, the MTBF is 200 times longer than plotted here.