

BLG 322E – Computer Architecture Assignment 4

a) All signals are active low (0).

BR_1	BR_2	BR_3	BR_4	BG	BR	BG_1	BG_2	BG_3	BR_4
0	X	X	X	0	0	0	1	1	1
0	X	X	X	1	0	1	1	1	1
1	0	X	X	0	0	1	0	1	1
1	0	X	X	1	0	1	1	1	1
1	1	0	X	0	0	1	1	0	1
1	1	0	X	1	0	1	1	1	1
1	1	1	0	0	0	1	1	1	0
1	1	1	0	1	0	1	1	1	1
1	1	1	1	1	1	1	1	1	1

b) Minimized logical expressions are

$$BR = BR_1 \cdot BR_2 \cdot BR_3 \cdot BR_4$$

$$BG_1 = BR_1 + BG$$

$$BG_2 = \neg BR_1 + BR_2 + BG$$

$$BG_3 = \neg BR_1 + \neg BR_2 + BR_3 + BG$$

$$BG_4 = \neg BR_1 + \neg BR_2 + \neg BR_3 + BR_4 + BG$$

c)

DMAC ₁		Data Transfer						Data Transfer
DMAC ₂			Data Transfer (5 words)					
DMAC ₃								
DMAC ₄								
CPU	Instruction Fetch							
Time(ns)	0	40	90	140	190	240	290	340

390

DMAC ₁		Data Transfer		Data Transfer		Data Transfer		
DMAC ₂								
DMAC ₃	Data Transfer		Data Transfer		Data Transfer		Data Transfer	
DMAC ₄								Data Transfer
CPU								
Time(ns)	390	440	490	540	590	640	690	740

790

DMAC ₁							
DMAC ₂							
DMAC ₃	Data Transfer						
DMAC ₄		Data Transfer		Data Transfer			
CPU			Operand Fetch	Execution		Operand Write	
Time(ns)	790	840	890	950	970	1000	1040

completion of the first instruction

d)

- i. CPU(IF) – DMAC₁ transfer a word - DMAC₂ transfer 2 word
 $40\text{ns} + (50+50)\text{ns} + 2*(50+50)\text{ns} = 340\text{ns}$

Clock is 340ns when DMAC 2 complete the transfer of the second word.

- ii. CPU(IF)
 DMAC₁ (1st word)
 DMAC₂ (1st-5th words)
 DMAC₁ (2nd word)
 DMAC₃ (1st word)
 DMAC₁ (3rd word)
 DMAC₃ (2nd word)
 DMAC₁ (4th word)
 DMAC₃ (3rd word)
 DMAC₁ (5th word)
 DMAC₃ (4th word)
 DMAC₄ (1st-5th words)
 DMAC₃ (5th words)
 CPU(OF)
 CPU(EX)
 CPU(OW)

$$40\text{ns} + 20*(50+50)\text{ns} + 60\text{ns} + 20\text{ns} + 40\text{ns} = 2160\text{ns}$$

Clock is 2160ns when the CPU complete the first instruction cycle.