BLG 322E – Computer Architecture Assigment 4

a) All signals are active low (0).

BR ₁	\mathbf{BR}_2	BR_3	BR ₄	BG	BR	BG ₁	BG ₂	BG ₃	BR ₄
0	X	X	X	0	0	0	1	1	1
0	X	X	X	1	0	1	1	1	1
1	0	X	X	0	0	1	0	1	1
1	0	X	X	1	0	1	1	1	1
1	1	0	X	0	0	1	1	0	1
1	1	0	X	1	0	1	1	1	1
1	1	1	0	0	0	1	1	1	0
1	1	1	0	1	0	1	1	1	1
1	1	1	1	1	1	1	1	1	1

b) Minimized logical expressions are

$$BR = BR_1 \cdot BR_2 \cdot BR_3 \cdot BR_4$$

$$BG_1 = BR_1 + BG$$

$$BG_2 = \neg BR_1 + BR_2 + BG$$

$$BG_3 = \neg BR_1 + \neg BR_2 + BR_3 + BG$$

$$BG_4 = \neg BR_1 + \neg BR_2 + \neg BR_3 + BR_4 + BG$$

c)

DMAC ₁		Data Transfer						Data Transfer		
DMAC ₂				Data Transfer (5 words)						
DMAC ₃									1	
DMAC ₄									1	
CPU	Instruction Fetch									
Time(ns)	0	40	90	140	190	240	290	340	3	

DMAC ₁		Data Transfer		Data Transfer		Data Transfer			7
DMAC ₂]
DMAC ₃	Data Transfer		Data Transfer		Data Transfer		Data Transfer		1
DMAC ₄								Data Transfer	
CPU									
Time(ns)	390	440	490	540	590	640	690	740	7

DMAC ₁								
DMAC ₂								
DMAC ₃	Data Transfer							
DMAC ₄		Data Transfer		Data 1	ransfer			
CPU			Operand Fetch	Execution		Operand Write		
Time(ns)	790	840	890	950	970	1000	1040	
, ,	1	1		1	1	1	completion of	the first instructio

d)

i.
$$CPU(IF) - DMAC_1$$
 transfer a word - $DMAC_2$ transfer 2 word
 $40ns + (50+50)ns + 2*(50+50)ns = 340ns$

Clock is 340ns when DMAC 2 complete the transfer of the second word.

ii. CPU(IF)

DMAC₁ (1st word)

DMAC₂ (1st-5th words)

DMAC₁ (2nd word)

DMAC₃ (1st word)

DMAC₁ (3rd word)

DMAC₃ (2nd word)

DMAC₁ (4th word)

DMAC₃ (3rd word)

DMAC₁ (5th word)

DMAC₃ (4th word)

DMAC₄ (1st-5th words)

DMAC₃ (5th words)

CPU(OF)

CPU(EX)

CPU(OW)

$$40\text{ns} + 20*(50+50)\text{ns} + 60\text{ns} + 20\text{ns} + 40\text{ns} = 2160\text{ns}$$

Clock is 2160ns when the CPU complete the first instruction cycle.