Lab 3: Pre-Lab Assignment (10 points) SOLUTION

Note: In your C program, other solutions are possible. For example, using C constants or shifting numbers to the right or left. It is also possible to first SET, and, then, CLEAR bits. All solutions here take into consideration that your first operation is a CLEAR operation.

1. Configure Port A: Pin 6, 7, 8, 9, 10, 15 as Alternative Function Mode

GPIO Mode: Digital Input (00, reset), Digital Output (01), *Alternative Function (10)*, Analog (11)

Register	31	30	58	28	27	26	25	24	23	77	21	20	19	18	17	16	15		13	12	11	10	9	8	7	9	2	4	3	2	1	0
MODER	MODER15[1:0]	MODEL (19, 1.9)	MODER 14[1:0]		MODER 13[1:0]		MODER12[1:0]		10.01	וייטטפאן וייט	MODER 10[1:0]	MODELS 19[1:0]	MODEP9[1:0]	MODEL (8)	MODER8[1:0]	[0::]	MODE 574:01	MODER/[1.0]	MODER6[1:0]		MODER5[1:0]		MODER4[1:0]	[O:1]	MODED2[1:0]	MODERA[1.0]	MODER 2(1.0)	<u>,</u>	MODER 1[1:0]		MODER0[1:0]	
MASK (Clear) Alternative Solution	0	1	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
MASK (Clear)	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
MASK (Set)	1	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
DESIRED BIT OUTPUT	1	0	1	-	-	-	-	-	-	-	1	0	1	0	1	0	1	0	1	0	-	-	•	-	-	-	ı	-	-	-	-	-

GPIOA Mode Register MASK (Clear) Alternative Solution = 0x40155000 (in HEX)

GPIOA Mode Register MASK (Clear) = **0xC03FF000** (in HEX)

GPIOA Mode Register MASK (Set) = 0x802AA000 (in HEX)

Set Alternative Function Port A: Pin 6, 7, 8, 9, 10, and 15 as AF11 (0b1011 or 0xB).

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	_	0
AFR[0]	Al	FRL	7[3:	[0]	AF	RL	6[3:	0]	Α	FRL	.5[3	:0]	Al	FRL	4[3:	0]	Α	FRL	.3[3	:0]	ΑI	FRL	2[3:	:0]	Α	FRL	_1[3	:0]	A	FRL	_0[3:	:0]
MASK (Clear) Alternative Solution	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MASK (Clear)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MASK (Set)	1	0	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DESIRED BIT OUTPUT	1	0	1	1	1	0	1	1	-		-	•	•	•		-	-		-	-	-		•	-	-	-	-	-	-	-	-	-
AFR[1]	AF	RH	15[3	3:0]	AF	RH	14[3	3:0]	AF	RH	13[3:0]	AF	RH	12[3	3:0]	AF	RH	11[3:0]	AF	RH	10[3	3:0]	Α	FRH	19[3	:0]	AF	RH	18[3:	:0]
MASK (Clear) Alternative Solution	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0
MASK (Clear)	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
MASK (Set)	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	0	1	1	1	0	1	1
DESIRED BIT OUTPUT	1	0	1	1	-	-	-	-	•	1	-	•	•	•	1	-	-	1	-	•	1	0	1	1	1	0	1	1	1	0	1	1

GPIOA Alternative Function Register [0] MASK (Clear) **Alternative Solution** = **0x44000000** (in HEX) GPIOA Alternative Function Register [0] MASK (Clear) = **0xFF000000** (in HEX) GPIOA Alternative Function Register [0] MASK (Set) = **0xBB0000000** (in HEX)

GPIOA Alternative Function Register [1] MASK (Clear) **Alternative Solution** = **0x40000444** (in HEX) GPIOA Alternative Function Register [1] MASK (Clear) = **0xF0000FFF** (in HEX) GPIOA Alternative Function Register [1] MASK (Set) = **0xB0000BBB** (in HEX)

2. Configure Port B: Pin 0, 1, 4, 5, 9, 12, 13, 14, and 15 as Alternative Function Mode

GPIO Mode: Digital Input (00, reset), Digital Output (01), *Alternative Function (10)*, Analog (11)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	_	0
MODER	MODER 15[1:0]	MODEL (19[1.9]	MODER 14[1:0]		MODER 13[1:0]		MODER12[1:0]		MODEB44[4:0]	MODER LILL.UJ	MODER 10[1:0]		MODE Part 101		MODER8[1:0]	· · · · · · · · · · · · · · · · · · ·	MODE B2[4:0]	MODER/[1.0]	MODER6[1:0]		MODER5[1:0]		MODER4[1:0]	MODEL (4[1:0]	10.13597901	MODERS[1:0]	MODER 2[1:0]	į	MODER 1[1:0]	WOZEINIE:0]	MODER0[1:0]	[o]o
MASK (Clear) Alternative Solution	0	1	0	1	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
MASK (Clear)	1	1	1	1	1	1	1	1	0	0	0	0	1	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
MASK (Set)	1	0	1	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	1	0	1	0
DESIRED BIT OUTPUT	1	0	1	0	1	0	1	0	-	-	•	-	1	0	-	-	-	-	-	-	1	0	1	0	-	ı	•	-	1	0	1	0

GPIOB Mode Register MASK (Clear) **Alternative Solution** = **0x55040500** (in HEX) GPIOB Mode Register MASK (Clear) = **0xFF0C0F0F** (in HEX) GPIOB Mode Register MASK (Set) = **0xAA080A0A** (in HEX)

Set Alternative Function of Port B: Pin 0, 1, 4, 5, 9, 12, 13, 14, and 15 as AF11 (0b1011 or 0xB).

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
AFR[0]	Al	FRL	7[3:	[0]	ΑF	FRL	6[3:	0]	Α	FRL	.5[3	:0]	Al	FRL	4[3:	0]	Α	FRL	.3[3	:0]	ΑF	FRL	2[3:	:0]	Α	FRL	.1[3	:0]	A	FRL	.0[3	:0]
MASK (Clear) Alternative Solution	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0
MASK (Clear)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
MASK (Set)	0	0	0	0	0	0	0	0	1	0	1	1	1	0	1	1	0	0	0	0	0	0	0	0	1	0	1	1	1	0	1	1
DESIRED BIT OUTPUT	-	-	-	-	-	-	-	-	1	0	1	1	1	0	1	1	-	-	-	-	-	•	-	-	1	0	1	1	1	0	1	1
AFR[1]	AF	RH	15[3	3:0]	AF	RH	14[3	3:0]	AF	RH	13[:	3:0]	AF	RH	12[3	:0]	AF	FRH	11[3:0]	AF	RH	10[3	3:0]	Α	FRH	19[3	:0]	AF	RH	8[3:	0]
MASK (Clear) Alternative Solution	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
MASK (Clear)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
MASK (Set)	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0
DESIRED BIT OUTPUT	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	-	-	-	-	-	-	-	-	1	0	1	1	-	-	-	-

GPIOB Alternative Function Register [0] MASK (Clear) Alternative Solution = 0x00440044 (in HEX)

GPIOB Alternative Function Register [0] MASK (Clear) = **0x00FF00FF** (in HEX)

GPIOB Alternative Function Register [0] MASK (Set) = 0x00BB00BB (in HEX)

GPIOB Alternative Function Register [1] MASK (Clear) Alternative Solution = 0x44440040 (in HEX)

GPIOB Alternative Function Register [1] MASK (Clear) = **0xFFFF00F0** (in HEX)

GPIOB Alternative Function Register [1] MASK (Set) = **0**xBBBB00B0 (in HEX)

3. Configure Port C: Pin 3, 4, 5, 6, 7, and 8 as Alternative Function Mode

GPIO Mode: Digital Input (00, reset), Digital Output (01), *Alternative Function (10)*, Analog (11)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
MODER	MODER15[1:0]	MODEL (19, 1.9)	MODER 14[1:0]		MODER 13[1:0]		MODER12[1:0]	,	MODEB11[1:0]	MODER I IL I.UJ	MODER 10[1:0]		MODER 9[1:0]	MODEL (2)	MODER8[1:0]	[o]o	MODE B 7(1.0)	MODER/[1.0]	MODER6[1:0]		MODER5[1:0]		MODER4[1:0]		MODED3[1:0]	MODERA[1.0]	MODER 2(1.0)	- 1-,	MODER 1[1:0]		MODER0[1:0]	
MASK (Clear) Alternative Solution	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0
MASK (Clear)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
MASK (Set)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0
DESIRED BIT OUTPUT	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	0	1	0	1	0	1	0	1	0	1	0	-	-	-	-	-	-

GPIOC Mode Register MASK (Clear) Alternative Solution = 0x00015540 (in HEX)

GPIOC Mode Register MASK (Clear) = **0x0003FFC0** (in HEX)

GPIOC Mode Register MASK (Set) = 0x0002AA80 (in HEX)

Set Alternative Function of Port C: Pin 3, 4, 5, 6, 7, and 8 as AF11 (0b1011 or 0xB).

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	7	7	0
AFR[0]	Al	FRL	7[3:	0]	AF	RL	6[3:	0]	Α	FRL	.5[3	:0]	Al	FRL	4[3:	0]	Α	FRL	.3[3	:0]	ΑF	RL	2[3:	0]	Α	FRL	.1[3	:0]	A	FRL	.0[3	0]
MASK (Clear) Alternative Solution	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MASK (Clear)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
MASK (Set)	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
DESIRED BIT OUTPUT	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	-	•	-	-	-	-	-	-	-	-	-	-
AFR[1]	AF	RH ⁻	15[3	:0]	AF	RH	14[3	3:0]	AF	RH	13[3:0]	AF	RH	12[3	:0]	ΑF	RH	11[3:0]	AF	RH	10[3	3:0]	Α	FRH	19[3	:0]	AF	RH	8[3:	0]
MASK (Clear) Alternative Solution	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
MASK (Clear)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
MASK (Set)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1
DESIRED BIT OUTPUT	-	-	-	-	-	•	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•	-	-	-	-	-	1	0	1	1

GPIOC Alternative Function Register [0] MASK (Clear) **Alternative Solution** = **0x444444000** (in HEX) GPIOC Alternative Function Register [0] MASK (Clear) = **0xFFFFF000** (in HEX) GPIOC Alternative Function Register [0] MASK (Set) = **0xBBBBB000** (in HEX)

GPIOC Alternative Function Register [1] MASK (Clear) **Alternative Solution** = 0x00000004 (in HEX) GPIOC Alternative Function Register [1] MASK (Clear) = 0x00000000F (in HEX) GPIOC Alternative Function Register [1] MASK (Set) = 0x00000000B (in HEX)

4. Configure Port D: Pin 8, 9, 10, 11, 12, 13, 14, and 15 as Alternative Function Mode

GPIO Mode: Digital Input (00, reset), Digital Output (01), *Alternative Function (10)*, Analog (11)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15		13	12	11	10	6	8	7	9	2	4	3	2	1	0
MODER	MODER15[1:0]		MODER14[1:0]		MODER13[1:0]		MODER12[1:0]		MODE B44[4:0]	MODERII[I.U]	MODER 10[1:0]		MODER 9[1-0]		MODER8[1:0]		MODEB 7[4:0]	MODER/[1.0]	MODER6[1:0]		MODER5[1:0]		MODER4[1:0]	MODEL (4 1.0]	MODED3[1:0]	MODERS[1.0]	MODER2[1:0]		MODER 1[1:0]		MODER0[1:0]	[0::-]0:::-
MASK (Clear) Alternative Solution	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MASK (Clear)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MASK (Set)	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DESIRED BIT OUTPUT	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	-	-		•	-	-	-	-	-	•	•	-	-	-	-	-

GPIOD Mode Register MASK (Clear) Alternative Solution = 0x55550000 (in HEX)

GPIOD Mode Register MASK (Clear) = **0xFFFF0000** (in HEX)

GPIOD Mode Register MASK (Set) = **0xAAAA0000** (in HEX)

Set Alternative Function of Port D: Pin 8, 9, 10, 11, 12, 13, 14, and 15 as AF11 (0b1011 or 0xB).

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
AFR[0]	Al	FRL	.7[3:	[0]	ΑF	FRL	6[3:	0]	Al	FRL	5[3:	:0]	Al	FRL	4[3:	0]	Α	FRL	.3[3	:0]	ΑF	RL	2[3:	0]	Α	FRL	.1[3	:0]	A	FRL	_0[3:	0]
MASK (Clear)														N	lo n	nasl	k ne	ede	ed.													
MASK (Set)														N	lo n	nasl	k ne	ede	ed.													
DESIRED BIT OUTPUT	•	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
AFR[1]	AF	RH	15[3	3:0]	AF	RH′	14[3	:0]	AF	RH	13[3	3:0]	AF	RH′	12[3	:0]	AF	RH	11[3:0]	AF	RH	10[3	3:0]	Al	FRH	19[3	:0]	AF	RH	18[3:	0]
MASK (Clear) Alternative Solution	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0
MASK (Clear)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
MASK (Set)	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1
DESIRED BIT OUTPUT	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1

GPIOD Alternative Function Register [1] MASK (Clear) **Alternative Solutions** = **0x44444444** (in HEX) GPIOD Alternative Function Register [1] MASK (Clear) = **0xFFFFFFF** (in HEX) GPIOD Alternative Function Register [1] MASK (Set) = **0xBBBBBBBB** (in HEX)


5. Complete the following configuration table for LCD registers.

- Refer to **Figure 17-10** the programming flow chart in Textbook (3rd edition) and **STM32L4 Reference Manual** (available at Online Classroom) to complete the following table.
- For this question, you just need to fill in the missing bits (the spaces without a number or a dash). The desired value for the **LCD_CR** register is given as an example.
- In order to configure the LCD, we have to enable and disable bits in a certain order, and, therefore, it is not possible to use just one or two masks. Please, refer to **Figure 17-10** in textbook for more information.
- The LCD configuration must be implemented in your lab assignment.

Register	31	30	29	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	œ	7	9	2	4	3	2	1	0
LCD_CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	11 1	MUX_SEG	BIAS[1:0]			UT 2:0	Y]	VSEL	CCDEN														
DESIRED BIT OUTPUT	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	0	1	0	0	1	1	0	1
LCD_FCR	Res.	Res.	Res.	Res.	Res.	Res.	F	PS[3:0)]	С	ΝV	[3:0)]	BI INK[1:0]			BLINKF[2:0]			CC 2:0			EA 2:0			POI 2:0	N i]	UDDIE	Res.	SOFIE	HD
DESIRED BIT OUTPUT	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	1	1	-	-	-	1	1	1	1	-		-
LCD_SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FCRSF	RDY	ODD	UDR	SOF	ENS														
DESIRED BIT OUTPUT	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-		-	-	-			-
LCD_CLR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ogan	Res.	SOFC	Res.														
DESIRED BIT OUTPUT	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-		-	-	-	-	_


6. Write down your last name and complete the following table.

Make sure you have read at least Sections 1 to 3 from Chapter 17! Specifically, Figure 17.8 shows a similar table for displaying a "2" in the 6^{th} position of the LCD.



Your Last Name: ______ (First Six Characters)

Note: Mark in the table below the LCD segments that you would need to turn on to display your last name. Then, convert these bits to hexadecimal values and complete the masks at the bottom.



LCD_RAM is an array of 32-bit unsigned integers. The initial values for all LCD_RAM are 0x00. So, we just need to set the bits corresponding to each segment in the LCD. For example, a number 2 in the 6th position would need to turn on segments **6A**, **6B**, **6G**, **6M**, **6E** and **6D**. Thus, we could set the LCD_RAM as follows: LCD->RAM[0] |= 0x04020300; and LCD->RAM[2] |= 0x00020200;

LCD->RAM[0]	(Set mask) = 0x	(in Hex)
LCD->RAM[1]	(Set mask) = 0x	(in Hex)
LCD->RAM[2]	(Set mask) = 0x	(in Hex)
LCD->RAM[3]	(Set mask) = 0x	(in Hex)
LCD->RAM[4]	(Set mask) = 0x	(in Hex)
LCD->RAM[5]	(Set mask) = 0x	(in Hex)
LCD->RAM[6]	(Set mask) = 0x	(in Hex)
LCD->RAM[7]	(Set mask) = 0x	(in Hex)