

Fei Wu

E-mail: fw407@exeter.ac.uk Homepage: <https://fei407.github.io/>

EDUCATION

<i>University of Exeter, United Kingdom</i>	Oct. 2023 – Present
Ph.D. in Computer Science	
• Fully funded by the China Scholarship Council (CSC) and University of Exeter	
<i>University of Electronic Science and Technology of China (UESTC), China</i>	Sept. 2019 – July 2022
M.Eng. in Electronic and Communication Engineering (Ranked 23/332)	
• Ranked 23rd out of 332 students (Top 7%)	
<i>Chengdu University of Technology (CDUT), China</i>	Sept. 2015 – July 2019
B.Eng. in Electronic and Information Engineering	
• Ranked 1st out of 135 students (Top 1%), admitted to master's program without entrance examination.	

RESEARCH PUBLICATIONS

- [1] F. Wu, J. Hu, G. Min, S. Wang, “[Efficient Orthogonal Fine-Tuning with Principal Subspace Adaptation](#),” *The Fourteenth International Conference on Learning Representations (ICLR)*, April, 2026.
- [2] F. Wu, J. Hu, G. Min, S. Wang, “[Adaptive Rank Allocation for Federated Parameter-Efficient Fine-Tuning of Language Models](#),” *IEEE Transactions on Computers (TC)*, Accepted, Jan. 2026.
- [3] Y. Liu, F. Wu, N. Zhao et al., “[NVP: A Flexible and Efficient Processor Architecture for Accelerating Diverse Computer Vision Tasks including DNN](#),” *IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II)*, vol. 70, no. 1, pp. 271-275, Jan. 2023.

INDUSTRIAL PROJECTS

Pedestrian Tracking and Following for Mobile Robot SLAM (<i>RuiXinXing Co., Ltd.</i>)	2022 – 2023
<u>Objective:</u> Enable reliable tracking and following of a designated pedestrian for mobile robot SLAM.	
<u>Responsibilities:</u> 1. Implement PySOT on Jetson Xavier; 2. Develop a tracking method via LiDAR-vision fusion.	
NVP: Neural Visual Processor (<i>SenseTime Co., Ltd.</i>)	2020 – 2022
<u>Objective:</u> design a general-purpose image processor supporting CNN inference, filtering, and stereo matching.	
<u>Responsibilities:</u> 1. Design of hardware architecture and multi-core Segmented Ring Bus; 2. Verification and test of single-core prototype on FPGA; 3. PPA evaluation of the multi-core design using a 40 nm CMOS technology.	
FPGA Hardware Accelerator for MRI Segmentation (<i>West China Hospital of Sichuan Hospital</i>)	2019 – 2020
<u>Objective:</u> accelerate MRI segmentation using a level-set method on FPGA.	
<u>Responsibilities:</u> 1. Design of parallel hardware; 2. UART implementation; 3. FPGA-based demo development	
Weightel: Vehicle Intelligent Weighing System (<i>Griffith-Elder Co., Ltd. & Camrong Co., Ltd.</i>)	2020 – 2022
<u>Objective:</u> Enable real-time in-vehicle weight measurement for industrial vehicles.	
<u>Responsibilities:</u> 1. Design of weighing and aggregation nodes for measurement; 2. In-vehicle communication protocol design using CAN bus; 3. System integration and validation in real-world operating environments.	

AWARDS & HONORS

Competitions	
• National Third Prize, The China Graduate Circuit Design Contest	2021
• National Second Prize and Third Prize, The China Graduate Electronics Design Contest	2020 – 2021
• National Second Prize, Huawei Special Competition, The China Graduate Electronics Design Contest	2020
Honors	
• Outstanding Graduate of Sichuan Province, China	2022
• Outstanding Graduate of University of Electronic Science and Technology of China (UESTC)	2022
Scholarships	
• The Limetree Capital PhD Scholarship for Ph.D. study	2024 – 2027
• Third-Class / Second-Class/ First-Class Academic Scholarship of UESTC	2019 – 2021
• Outstanding Student Scholarship, of Chengdu University of Technology (CDUT)	2016 – 2018

SKILLS

Certifications	AMD training on <i>Accelerating Your Application with AMD GPUs</i> NVIDIA training on <i>Efficient Large Language Model (LLM) Customization</i> .
Technical Skills	<u>Software:</u> PyCharm, Vivado, MATLAB, VS Code; <u>Libraries:</u> PEFT, Flower, Transformers; <u>Programming Languages:</u> Python, C, C++, Verilog, SystemVerilog, VHDL
Language Skills	Native Mandarin speaker; fluent in English