An FPGA Implementation of a Long Short-Term

Memory Neural Network

Abstract—This work proposes a hardware architecture for a Long Short-Term Memory (LSTM) Neural Network, aiming to outperform software implementations, by exploiting its inherent parallelism. The main design decisions are presented, along with the proposed network architecture. A description of the main building blocks of the network is also presented. The network is synthesized for various sizes and platforms, and the performance results are presented and analysed. The synthesized network achieves a 251 times speed-up over a custom-built software network, proving the benefits of parallel computation for this kind of network.

I. INTRODUCTION

EURAL Networks are one of the most commonly used techniques in Deep Learning. This particular type of network, LSTM, is a recursive network, given that the neuron outputs in a certain time step are also fed as the input in the next time step, and that their memory elements can make sense of patterns within data sequences, unlike classical recursive neural networks. These algorithms have been profusely implemented in software, and their practical applications are plentiful. However, the benefits of the inherent parallelism offered by a dedicated hardware platform are not availed, and there are relatively few implementations of Machine Learning algorithms in these kind of platforms.

Hardware platforms would achieve a considerable speed-up over software implementations, which could prove useful for high data throughput systems, where the calculation overhead is critical and limits the performance of the systems. Furthermore, a hardware implementation can even benefit *offline* Deep Learning tasks by providing the results of a given experiment faster than in a regular CPU, yielding an increase in scientific productivity.

Hitherto, there is only one implementation [1], but its performance is undermined by the external memory access. This implementation aims to make use of internal FPGA memory resources, and therefore achieve a higher speed performance.

In overview, this article begins by explaining what are LSTM networks – and their mathematical details – in Section II, followed by providing a quick overview of their state of the art in Section III. Section IV outlines the proposed hardware architecture and its main constituent modules, and the performance and synthesis results are reported in Section V. A final concluding remark is given in Section VI.

II. LSTM NEURAL NETWORKS

LSTM Networks were originally formulated in [2], but its formulation has been incrementally updated in [3] and [4], and the most recent version is [5]. One of the inital proposers of LSTM, Prof. Jurgen Schmidhuber, did a survey on the most




Fig. 1. A complete LSTM neuron, with all the features as described in [5]. Source: [6]

common variations of the model last year [6], which is the reference for this short discussion.

A single LSTM neuron is presented in Figure 1. As it can be seen in the picture, we still have the recurrent connections from the regular RNNs, but now there are multiple entry points that control the flow of information through the network. Although omitted from the picture, all the gates are biased, as is suggested in Equations 1. The main components, their role and relevance, are explained as follows.

- **Input Gate** this is the input gate, where the relative importance of each feature of the input vector at time t, $\mathbf{x}^{(t)}$, and the output vector at the previous time step, $\mathbf{y}^{(t-1)}$, are weighed in, producing an output $\mathbf{i}^{(t)}$.
- Block Input Gate as the name implies, this gate controls the flow of information from the input gate to the memory cell. It also receives the input vector and the previous output set, producing an output $\mathbf{z}^{(t)}$. The activation function of this gate can be either, but the most common choice is the hyperbolic hangent.
- Forget Gate its role is to control the contents of the Memory Cell, either to set or reset them, using the *Hadamard Elementwise* vector multiplication of its output at time t, $\mathbf{c}^{(t-1)}$. The activation function of this gate is **always sigmoid**, and the resulting signal is $\mathbf{f}^{(t)}$.
- Output Block Gate this gate has a role very similar to that of the Block Input Gate, but now it controls the information flow *out* of the LSTM neuron, namely the activated Memory Cell output. The control signal it produces is o^(t).
- Memory Cell the cornerstone of the LSTM neuron.
 This is the memory element of the neuron, where the
 previous state is kept, and updated accordingly to the
 dynamics of the gates that connect to it. Also, this is
 where the peephole connections come from.
- Output Activation the output of the Memory Cell goes through this activation function that, as the gate activation function, can be any, but the hyperbolic tangent is the most common choice.
- **Peepholes** direct connections *from* the memory cell that

allow for gates to 'peep' at the states of the memory cell. They were added after the initial 1997 formulation, and their absence was proven to have a minimal performance impact [6]. For this reason, they were ommitted in this architecture.

The operation of each set of gates of the layer is given by the following set of equations

$$\mathbf{z}^{(t)} = g(\mathbf{W}_z \mathbf{x}^{(t)} + \mathbf{R}_z \mathbf{y}^{(t-1)} + \mathbf{b}_z)$$

$$\mathbf{i}^{(t)} = \sigma(\mathbf{W}_i \mathbf{x}^{(t)} + \mathbf{R}_i \mathbf{y}^{(t-1)} + \mathbf{p}_i \odot \mathbf{c}^{(t-1)} + \mathbf{b}_i)$$

$$\mathbf{f}^{(t)} = \sigma(\mathbf{W}_f \mathbf{x}^{(t)} + \mathbf{R}_f \mathbf{y}^{(t-1)} + \mathbf{p}_f \odot \mathbf{c}^{(t-1)} + \mathbf{b}_f)$$

$$\mathbf{o}^{(t)} = \sigma(\mathbf{W}_o \mathbf{x}^{(t)} + \mathbf{R}_o \mathbf{y}^{(t-1)} + \mathbf{p}_o \odot \mathbf{c}^{(t)} + \mathbf{b}_o)$$

$$\mathbf{c}^{(t)} = \mathbf{i}^{(t)} \odot \mathbf{z}^{(t)} + \mathbf{f}^{(t)} \odot \mathbf{c}^{(t-1)}$$

$$\mathbf{y}^{(t)} = \mathbf{o}^{(t)} \odot h(\mathbf{z}^{(t)})$$
(1)

where \odot is the Hadamard multiplication. The *i*-th element of the previous vectors in bold corresponds to the value of the *i*-th neuron in the layer, which is a very convenient and compact representation of the whole layer. Furthermore, if the layer has N LSTM neurons and M inputs (i.e. the size of the layer that precedes this), we see that the input weight matrices \mathbf{W}_* have size $N \times M$, and the recurrent weight matrices \mathbf{R}_* are square matrices of size $N \times N$, and that the bias weight matrices \mathbf{b}_* and the matrices $\mathbf{y}^{(t)}$ through $\mathbf{c}^{(t)}$ have size $N \times 1$, and are thus, in fact, vectors.

III. RELATED WORK

LSTM Networks are nowadays one of the state of the art algorithms in deep-learning, and their performance is superior to that of other kinds of RNNs and Hidden Markov Models, both of which are generally used to address the same set of problems where LSTM are employed, namely predicting and producing classification decisions from time-series data. A very comprehensive description of applications can be found in one of the initial authors webpage dedicated to the subject ¹.

The uses of LSTM Networks are plentiful: in **Handwriting Recognition** [7], where they surpass HMM-based models in optical character recognition [8]; in **Speech Recognition**, where, for instance, Graves et al. [9], in 2013, set a new record on the TIMT Phoneme Recognition Benchmark, and also in **Large Scale Acoustic Modelling of Speech** [10]. Other uses include **Handwriting Synthesis** [11], **Translation** [12], **Biomedical Applications** such as protein homology detection [13], **Music Analysis and Composition**, such as the transcription of piano music to MIDI [14] and automated composition [15] and improvisation [16], and lastly **Video and Image Analysis** as in [17], [18] and [19].

Hitherto, there is but one actual implementation of an LSTM network in hardware, published recently (March 2016) by Chang et al. [1]. A 2 layer LSTM network (two layers in series) was implemented, with 128 neurons each, which, for processing 1000 samples, yielded an execution time of 0.932 s. Assuming that both layers are equal, and thus have the same execution time, this yields an approximate execution time of 29.13 µs per incoming sample (dividing the total execution

time by 2×1000). Therefore, this network is able to perform around 34.3 thousands of forward propagations per second. Therefore ts performance is well below this work, which sits at **0.487 millions** of forward propagations per second. This is because the work in [1] does not have a full level of parallelism when compared to the proposed design of Section IV, and it makes use of external memory to store the weights. This last point is understandable, since the authors use the FPGA core as a co-processor for the main CPU, and not as a standalone implementation.

IV. PROPOSED ARCHITECTURE

The building blocks of the network in Section IV-E are presented in Sections IV-A through IV-D. The number representation system used for this network was a **signed fixed-point** Q6.11 system in two's complement. The are 7 integer bits (one of which is the sign bit), and 11 fractional bits, adding to a total of *18 bits*. The reason we use 18 bits, is to make full use of the DSP48E1 slices available in the FPGAs.

A. Activation Function Calculation

In order to evaluate the transcendental activation functions $\sigma(x)$ and $\tanh(x)$, **Polynomial Approximations** were used, as detailed in [20], since evaluating a polynomial does not have high memory usage needs (as opposed to Table Methods, for instance) and, if the polynomial degree is sufficiently low, the number of multiplications needed is low enough to not pose a restriction both on resources (now DSP slices, and not memory) and in speed (number of number of clock cycles needed to output a result).

The error minimization strategy used to find the optimal polynomial was the **Least Maximum Approximation**, where the *maximum* error is *minimized*, making use of Remez's Algorithm, which sets a system of n+2 linear equations such as Equation 2

$$p(x_i) - f(x_i) = (-1)^{n+1} \epsilon \Leftrightarrow p_0 + p_1 x_i + p_2 x_i^2 + \dots + p_n x_i^n - f(x_i) = (-1)^{n+1} \epsilon$$
 (2)

where $i \in [0,n+1]$. Of course, both functions have horizontal assymptotes, which can be used as the value in the edges, but instead of performing the optimization in the single interval in between the chosen points from where the module evaluates the function as the value of the assymptote, the interval was further split in 4, in order to have lower degree polynomials – simpler to evaluate – at a reduced error cost. The algorithm was run using Python, and targeted second degree polynomials for each interval. After that, the Verilog model was described, where the correct coefficients are loaded according to the interval where the incoming operand is located. The evaluation of the polynomial was accomplished using the **Horner's Rule**, noting that

$$p(x) = p_0 + p_1 x + p_2 x^2 = p_0 + x(p_1 + xp_2)$$
 (3)

and, therefore, the calculation is simply the procedure of multiplying the operand by a value and adding a constant

¹http://people.idsia.ch/ juergen/rnn.html




Fig. 2. Plot of the output of the Sigmoid Calculator HDL module




Fig. 3. Plot of the output of the Hyperbolic Tangent HDL module

to the result, repeated two times. Again the internal machine state controls which values are multiplied and added according to the pipeline state. The output of the Sigmoid HDL block and the tanh HDL block are presented in Figures 2 and 3, respectively. Due to the internal datapath pipeline, the module takes 5 clock cycles to output a result.

B. Matrix-vector Dot Product Calculation

From Equations 1, we see that the weight matrices \mathbf{W}_* and \mathbf{R}_* are multiplied by the input vector \mathbf{x} and the layer output vector \mathbf{y} , respectively. This way, this block implements matrix-vector multiplication to perform those calculations, and is parameterized in order to accommodate networks of various sizes, since \mathbf{W}_* has size $N \times M$, and \mathbf{R}_* has size $N \times N - x$ has length M (the number of inputs to the layer), while y has length N (the number of neurons in the layer). This way, if a layer with different parameters is needed, either in terms of number of inputs or number of neurons, we only need to change the respective parameter before the synthesis

stage, instead of having to redesign the whole block for that particular size.

The matrix-vector dot product of a matrix A of size $N \times M$ by a vector x of size M, if performed in a linear non-parallel way, can be described in terms of Algorithm 1

Algorithm 1 Matrix-vector multiplication of a matrix

```
\begin{aligned} & \textbf{for } i = 1 : N \textbf{ do} \\ & \textbf{for } j = 1 : M \textbf{ do} \\ & y_i := y_i + A_{ij} \cdot x_j \\ & \textbf{end for} \\ & \textbf{end for} \end{aligned}
```

This operation has a computational complexity of $O(n^2)$. Each of the *i*-th components of the output vector y can be calculated **in parallel**, each only requiring the corresponding *i*-th line from the matrix. Following this approach, matrix-vector multiplication can now be performed in **linear time**, which is one of the great advantages of custom-tailored hardware solutions.

Although this solution only requires one multiplication per row of the input matrix (i.e. N multiplications), if the row size is large, we may run out of resources in the FPGA; therefore, some sort of resource multiplexing strategy must be used to ensure the flexibility of the solution to accomodate networks of larger dimensions. The solution found for this design was to share the multiplication slice among the rows of the matrix: in a direct implementation of Algorithm ??, each multiplication slice was responsible for producing the i-th element of the output vector y (of size N), therefore the final result for the vector would be ready in M clock cycles (i.e. the number of columns); now, defining a parameter $K_G = \frac{\text{Number of rows}}{\text{Number of multipliers}}$ the number of rows that share the same multiplier – the same multiplier is responsible for producing several i-th elements of the output vector, in consecutive time slots of M clock cycles. For instance, in an 8×2 matrix scenario, with $K_G = 2$, we would have 4 multipliers, and the output vector elements y_0 , y_2 , y_4 and y_6 would be ready after M=2 clock cycles, and the remaining $-y_1, y_3, y_5$ and y_7 – are ready after another two clock cycles, that is 2M = 4 clock cycles after the calculations

Figures-4 and 5 depict a diagram of the memory access for the Matrix, and the row multiplication units within the module, respectively, where $K_G = 4$ and for the same matrix and vector sizes as before. Note that in this situation, we would only have 2 multipliers, and the module would be composed of two multiplication units, such as those in Figure 5, that work in parallel. They address a particular column using the signal colsel, which is used by the RAM module to output the corresponding column of the matrix (in regard to the input vector, obviously this signal selects only a single position), depicted in Figure 4. The dark shaded part of the memory is used by the first multiplier, and the light shaded is used by the other, in parallel for a fixed rowMux - this signal is produced by the control unit of the module, and essentially operates the left multiplexer and right demultiplexer of Figure 5, that allows to choose the proper position of the weight column and to write to the correct output vector position, respectively.




Fig. 4. A column of the matrix that serves as input to the module. The dark shaded part is for the first multiplier, and the light shaded is for the other, in parallel. The rowMux signal addresses the position within each shaded area

In this example, for rowMux=0, the control unit increments colSel from 0 to M, and thus evaluating y_0 and y_4 . After this, rowMux is incremented to 1, and the process repeats until rowMux reaches K_G-1 . Therefore, we have the correct result vector in a time proportional to $K_G \cdot M$: a 3 clock cycle overhead is added to the previous estimate, since the memory only outputs the appropriate column in the *next clock cycle*, and that this module is pipelined both at the input and at the output in order to increase the maximum clock frequency.

C. Weight storage

The weights are stored in LUTRAM, and for that purpose, they are declared as a matrix of registers, where the access, both in terms of write and read operations, is made to each column. The write/read access can be performed at the same time, since the memory has separate communication ports for input/output, provided that the **addresses do not coincide**.

D. Gate Module

The Gate modules are responsible for producing the internal signal vectors for $\mathbf{z}^{(t)}$, $\mathbf{i}^{(t)}$, $\mathbf{f}^{(t)}$ and $\mathbf{o}^{(t)}$. If we note that, according to [6], the removal of peepholes (the signals \mathbf{p}_*) does not compromise significantly the performance of the network, we can omit them in order to simplify the Gate Module and reduce the usage of DSP slices. This way, a Gate module needs to perform three tasks

- 1) Multiply matrix \mathbf{W}_* by the input vector $\mathbf{x}^{(t)}$
- 2) Multiply matrix \mathbf{R}_* by the previous layer output vector $\mathbf{y}^{(t-1)}$
- 3) Sum the bias vector **b*** to the remaining matrix-vector dot product results.

Assuming that the network size N is always larger than the input size M, if we use the matrix-vector dot product units of Section IV-B, the multiplication in task 1 takes approximately $K_G \cdot M$ cycles and the one in task 2 takes $K_G \cdot N$ cycles. This way, task 2 and task 1 can be performed in parallel, and we can use the extra time that task 2 takes, relative to task 1, to perform task 3, and sum the bias vector to the output of task 1, whose result is ready by that time. The module is triggered by a beginCalc input signal that activates the internal state machine, and outputs a dataReady signal that informs the network that the calculations have been concluded, and the




Fig. 6. Diagram of the hardware block that implements the Gate

value at the output is the actual final result. After validating and simulating this block, and taking into account the internal state-machine and that the internal datapath is pipelined, the exact number of clock cycles this module takes to produce an output is $6 + K_G \cdot N$.

E. Network Architecture

Equations 1 suggest that the signals $\mathbf{z}^{(t)}$, $\mathbf{i}^{(t)}$, $\mathbf{f}^{(t)}$ and $\mathbf{o}^{(t)}$ do not depend on each other – they operate only on the current input vector $\mathbf{x}^{(t)}$ and the previous layer output $\mathbf{y}^{(t-1)}$ – and therefore can be calculated in parallel. This way we need four Gate Modules working in parallel, each one with its respective weight RAMs for \mathbf{W}_* and \mathbf{R}_* , and followed by the respective activation function calculator (detailed in Section IV-A). There are three elementwise multiplications, two for producing signal $\mathbf{c}^{(t)}$ (which can be done in parallel and then summed elementwise) and one for $\mathbf{y}^{(t)}$ (which can be done only after applying the activation function $\mathbf{c}^{(t)}$).

Furthermore, we can avoid a naive translation of the Equations 1, which would replicate unnecessary resources (such as elementwise multipliers and activation function calculatores) and require a higher area usage to save a negligible amount of clock cycles, by noting that one of the operands is the output of a $tanh(\mathbf{x})$ block and the other of a $\sigma(\mathbf{x})$, and they are then multiplied (elementwise, of course) together. This way, instead of replicating these $\tanh -\sigma - (\cdot)$ wise structures, we use a single one and choose the operand accordingly to the state that the network is currently in. The issue about the elementwise multiplier for $\mathbf{c}^{(t)}$, which does not use the tanh activation function, can be solved by adding another multiplexer that chooses between the output of the tanh(x) module or the signal $\mathbf{c}^{(t-1)}$. These ideas resulted in the LSTM network design of Figure 7, which is mathematically equivalent to Equations 1.

The two left multiplexers control the operands that are fed to the activation function modules, and the selecting signal is generated by the network's state machine, and its value is incremented after each complete usage of the \tanh - σ -(·)wise structure: this is where the time multiplexing of the structure takes place. Since in state Sel = 1 the left operand of the elementwise multiplier (the one that preceded the flip-flops in the previous design) is the signal $\mathbf{c}^{(t-1)}$, another multiplexer was added before the elementwise multiplication, to select the $\mathbf{c}^{(t-1)}$ signal in that particular case, and the output from the $\tanh(\mathbf{x})$ block, otherwise.

The flip-flops on the right hand side of Figure 7 are activated by signals generated within the network's state machine that enable the appropriate flip-flop, placing the output from the elementwise multiplicator in the correct place. The first




Fig. 5. The *i*-th row multiplication unit of the Module, where rowMux and colSel are internal signals produced by the control unit of the module. The flip-flop accumulates the sum, and the output demux selects the appropriate memory position on where to store this value, within the slot attributed to this multiplication, from $i \cdot K_G$ to $i \cdot K_G + [K_G - 1]$




Fig. 7. Block diagram of the hardware LSTM Neural Network

activated flip-flop is the middle one, which keeps the result from the elementwise mutiplication of the $\mathbf{z}^{(t)}$ and $\mathbf{i}^{(t)}$ vectors, then, after a full operation of the \tanh - σ - (\cdot) wise structure, the bottom flip-flop saves the other portion of the sum that evaluates to the $\mathbf{c}^{(t)}$ signal. Lastly, the top flip-flop saves the network output $\mathbf{y}^{(t)}$, which in the next incoming sample becomes $\mathbf{y}^{(t-1)}$ and is used by the Gate modules in this next batch of calculations.

Now, since there is only a single elementwise multiplier and only two activation function calculators, the total requirement for DSP slices is simply

$$4\frac{2N}{K_G} + 2N + N = N\left(\frac{8}{K_G} + 3\right). \tag{4}$$

where we see that we saved 5N multipliers, which for a large value of N can have a decisive impact. In terms of speed performance, although the Gate calculation time remains the same, now the \tanh - σ - (\cdot) wise structure runs for 3 consecutive times, in a non parallel fashion. After adjustments to the state machine, and accounting for pipelining and synchronization within the datapath, the clock cycles needed after the gate module calculations are 27, so the total clock cycles needed are

$$(N \cdot K_G + 6) + 27 = 33 + N \cdot K_G \tag{5}$$

which is only 13 clock cycles more than a fully-parallel, naive architecture. For instance, an N=32 neuron network would

require 320 DSP slices, while this new architecture would only require 160, only at the expense of 13 more clock cycles.

V. RESULTS

A. Validation

The functionality of the network was verified against a Python model of an LSTM network that was developed as a reference, both for the forward propagation of the network, as well as for the training algorithm. Python and Numpy were used rather than MATLAB, since the former has higher performance at the same level of code complexity. The model was trained using the SPSA method [21].

The learning problem presented to both the software and hardware network is the **addition** of two binary numbers of 8 bits. The *i*-th bit of each number is fed to the network as a vector, and the network outputs its prediction of the correct value of the *i*-th bit of the *result*. After the whole number is processed, the memory cells of the LSTM network are reset and a new addition task can be presented to the network. Even though this seems a rather simple problem, it accounts for all the essential issues at which this network excels: first, this is a *classification* problem in which the Machine Learning algorithm needs to output a prediction based on the input feature vector, and that prediction has to take into account the *history* of predictions and inputs so far, because the current bit is the sum of not only the bits of the two operands, but also the *carry* generated at the last few positions – this is where

 $\begin{tabular}{ll} TABLE\ I\\ MAXIMUM\ CLOCK\ FREQUENCIES\ FOR\ THE\ VC707 \end{tabular}$

	Frequency
N = 64	140.854 MHz
N = 128	140.854 MHz
N = 256	??? MHz

the memory cells of this special Recursive Neural Network come into effect.

After the software network was trained, the trained weights were loaded into the network and several addition problems were fed to the Network in the testbench, which yielded no errors.

B. Synthesis

The proposed network was first synthesized aiming a Xilinx XC7Z020 SoC, for sizes N of 4, 8, 16 and 32, varying the resource sharing parameter K_G , and the number of inputs set to M=2. For a network size of 32 and $K_G=8$, the LUT usage exceeded the LUT resources available in the FPGA, so only lower values of K_G were successfully synthesized. This is because of the complexity of the input multiplexer of the Matrix-vector Dot Product Module in IV-B. To synthesize the design for sizes N of 64, 128 and 256, a Virtex-7 VC707 board was used.

1) Maximum Frequency: The maximum clock frequency that does not cause timing violations of any sort is plotted in Figure 8. For N=4, since there are only 4 rows to be multiplied, the maximum value of K_G is 4, and hence no synthesis was performed for $K_G=8$ (N.A.); also, since $K_G=2$ and N=32, a network such as theses would use 32(8/2+3)=224 DSP slices, that exceeds the 220 slices available in the XC7Z020, so there is no synthesis data for that value (N.D.), as well.

It is clear that with increasing K_G , the maximum clock speed decreases, and that decrease is steeper for larger values of K_G . This means that there is a critical path in the Matrix-Vector multiplication unit, whose multiplexer becomes increasingly complex for higher values of K_G . On the other hand, when K_G is the same, smaller networks are faster than larger networks. The fastest design is an N=4 and $K_G=2$ network, with a clock frequency of 158.228 MHz, and the slowest one is an N=32 and $K_G=4$ network, clocked at 101.523 MHz. The reference design used for validation in Section V-A is an N=8 and $K_G=2$ network is clocked at 154.321 MHz, which yields a clock period of 6.48 ns.

As previously stated, a synthesis targeting a Virtex-7 VC707 platform was performed, in order to synthesize networks of larger size that, due to the LUT usage restriction, could not be synthesized in the XC7Z020. The maximum clock achievable for each network size is reported in Table I

2) DSP Slices Usage: The estimates made in Equation 4 were proven to be accurate, as Figure 9 confirms. The reference network design with N=8 uses 56 DSP slices, which corresponds to 25.45% of the total number of DSP slices available

The DSP usage for the VC707 was also accurate.




Fig. 8. The maximum achievable clock frequency for feasible network sizes in the XC7Z020




Fig. 9. The number of DSP slices used for several Network Sizes N and resource sharing level $K_{\cal G}$

3) Power Consumption: Another important metric of the performance of a design is its **power consumption**. All XC7Z020 designs yielded a constant baseline value for the static power consumption of around 120 mW, and the power consumption reported in Figure 10 refers to the total power consumptions, i.e. both the baseline static power and the dynamic power consumption. It is clear that the smaller the network is, the less power is consumed, as one would expect. Furthermore, an increasing level of resource sharing yields a substantially lower power consumption figure: this is because less DSP slices are used as K_G increases. Of course, even though the power consumption is lower in that case, that comes at the expense of a lower clock frequency and more clock cycles elapsed per forward propagation.

For the synthesized networks on the VC707, the power consumption figures are reported in Table II. Being a highend system, and since the network size is larger, the power consumption is higher than before, but still within reasonable




Fig. 10. Power Consumption estimates for several Network Sizes N and resource sharing level $K_{\cal G}$

TABLE II POWER CONSUMPTION ESTIMATES FOR SEVERAL NETWORK SIZES N IN THE VC707

	Power
N = 64	1.34 W
N = 128	1.509 W
N = 256	??? W

levels given the complexity of the system.

4) Other Resources Usage: The LUT, LUTRAM and Flip-Flop usages are discussed here. In Table III, the usage of LUTs is reported, where we can see that although there is not a clear trend on how the LUT usage varies with increasing K_G , it is clear, and expectable, that the LUT usage increases with the size of the network by an approximate factor of 2, from N=2 to N=16. As for N=32, the usage does not follow this apparent trend, and rises sharply to 91%. For $K_G=8$ the usage surpasses the maximum amount of LUTs available in the XC7Z020.

As for LUTs, the FF usage also scales accordingly to a $2\times$ factor. In terms of LUTRAM, used to store the network weights, the amount used increases by 2 with increasing values of N, as before, and **does not** depend on K_G . This is because the amount of weights only depends on the network sizes M and N, and not on K_G . Furthermore, unlike LUTs, it scales well with increasing network sizes, and does not pose a limitation on the network size. The usage results for the XC7Z020 are reported in Table IV, and in Table V the usages for the VC707.

TABLE III LUT usage for different N and K_{G} in the XC7Z020

	$K_G = 2$	$K_G = 4$	$K_G = 8$
N = 4	6.87%	6.04%	N.A.
N = 8	14.64%	13.03%	14.11%
N = 16	28.97%	27.72%	29.85%
N = 32	N.A.	91.09%	N.D.

TABLE IV FLIP-FLOP AND LUTRAM USAGE FOR THE XC7Z020 $\,$

	LUTRAM	FF
N=4	0.18%	3.39%
N=8	4.41%	6.7%
N = 16	8.83%	13.36%
N = 32	17.66%	26.45%

TABLE V FLIP-FLOP, LUTRAM AND LUT USAGE FOR THE VC707

	LUTRAM	FF	LUT
N = 64	24.22%	9.14%	24.22%
N = 128	14.09%	18.3%	41.82%
N = 256	8.83%	13.36%	??.?? %

C. Performance

To evaluate the performance, a metric was defined based on how many predictions it can produce per second (i.e. produce a new result bit in the output sequence), in millions. The metric on [1], as discussed in Section III, is pretty much pointless, since although a system can perform many calculations per second, if those operations are redundant, that metric has no relevant information regarding how fast the system can perform the actual task it was meant to do, which in this case is a complete Forward Propagation through the network. The prediction time is the time elapsed since a new input vector is applied to the moment the LSTM Network produces an output vector. Hence, we multiply the number of clock cycles yielded by Equation 5 by the equivalent clock period from the synthesis clock report of Figure 8. This result is epitomized in Table VI, where the calculation time of the Python module's Forward Propagation function is also included. This time was measured using the **timeit**² module, that allows the evaluation of the execution time of small pieces of code as well as complete functions with arguments. The Python code was run on a Linux System, powered by an i7-3770k Intel Processor, running at 4.2GHz.

The performance increase is impressive, even for the slowest of the designs (the N=32 network). The hardware network is, at best, $\times 251$ faster than the software counterpart, and at worst $\times 117$ faster. Also, it is noticeable that increasing the level of resource sharing increases the computation time, since the level of parallelism is lower.

Since the previous values are the time needed for a *single* forward propagation, to know how many forward propagations we can perform *per second*, we only need to invert the previous values. These values are presented in Figure 11.

TABLE VI
TOTAL PROCESSING TIME FOR A SINGLE FORWARD PROPAGATION ON THE
XC77020

	$K_G = 8$	$K_G = 4$	$K_G = 2$	Python	Speed-up
N=4	N.A.	309.68 ns	259.12 ns	65 μs	$\times 251$
N=8	793.46 ns	421.12 ns	317.52 ns	72 μs	×228
N = 16	1.497 μ s	738.19 ns	461.336 ns	96 μs	×208
N = 32	N.D.	1.586 μs	N.A.	185 μs	×117

²https://docs.python.org/3.5/library/timeit.html




Fig. 11. Millions of classifications per second of each design according to the network size N. The comparison is between the software Python model and 3 networks of different levels of resource sharing K_G .

While the N=8 and $K_G=2$ network is able to perform [11] around 3.15 million predictions per second, the Python model21 can only output around 14 thousand predictions, which is a very significant result that proves the relevance of this 3. Hochreiter, M. Heusel, and K. Obermayer, "Fast model-based protein implementation.

As for the larger-sized networks synthesized in the VC707 the results are also very promising. For network sizes $oldsymbol{0}^{[4]}$ N=64 and N=128, a complete forward propagation takes 1.14 μ s and 2.052 μ s respectively, and for both the maximum clock frequency achievable was 140.845 MHz. Since the 151 design in [1], for N=128, takes an estimated 29.13 μs (see Section III), our design yields an improvement of $14 \times \text{ over}^{6}$

VI. CONCLUSION

The LSTM Hardware architecture presented surpassed the performance of current software implementations and also also before the performance of current software implementations and also before the performance of current software implementations and also before the performance of current software implementations and also before the performance of current software implementations and also before the performance of current software implementations and also before the performance of current software implementations and also before the performance of current software implementations and also before the performance of current software implementations and also before the performance of current software implementations and also before the performance of the performance the only current hardware implementation by 14×, and making use solely of internal FPGA resources, unlike the other hardware implementation available, making it a general af¹⁹ chitecture that can be used in any FPGA, and not only limited to a particular one. Furthermore, the design proved to scale relatively well with the network size, being able (80) accommodate networks of sizes up to 256.

Given these results, this architecure places itself as the current state of the art system in LSTM Neural Networks implementations in software.

REFERENCES

- [1] A. X. M. Chang, B. Martini, and E. Culurciello, "Recurrent neural networks hardware implementation on FPGA," CoRR, vol. abs/1511.05552, 2015. [Online]. Available: http://arxiv.org/abs/1511.05552
- [2] S. Hochreiter and J. Schmidhuber, "Long short-term memory," Neural Computation, vol. 9, no. 8, pp. 1735 - 80, 1997. [Online]. Available: http://dx.doi.org/10.1162/neco.1997.9.8.1735
- F. Gers, J. Schmidhuber, and F. Cummins, forget: continual prediction with lstm," Neural Computation, vol. 12, no. 10, pp. 2451 - 71, 2000. [Online]. Available: http://dx.doi.org/10.1162/089976600300015015

- [4] F. Gers and J. Schmidhuber, "Recurrent nets that time and count," Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium, vol. vol.3, pp. 189 - 94, 2000. [Online]. Available: http://dx.doi.org/10.1109/IJCNN.2000.861302
- [5] A. Graves and J. Schmidhuber, "Framewise phoneme classification with bidirectional 1stm and other neural network architectures," Neural Networks, pp. 5-6, 2005.
- [6] K. Greff, R. K. Srivastava, J. Koutník, B. R. Steunebrink, and J. Schmidhuber, "LSTM: A search space odyssey," CoRR, vol. abs/1503.04069, 2015. [Online]. Available: http://arxiv.org/abs/1503.04069
- [7] E. Grosicki and H. El Abed, "Icdar 2009 handwriting recognition competition," July 2009, pp. 1398-1402.
- T. M. Breuel, A. Ul-Hasan, M. A. Al-Azawi, and F. Shafait, "High-performance ocr for printed english and fraktur using lstm networks," in Proceedings of the 2013 12th International Conference on Document Analysis and Recognition, ser. ICDAR '13. Washington, DC, USA: IEEE Computer Society, 2013, pp. 683-687. [Online]. Available: http://dx.doi.org/10.1109/ICDAR.2013.140
- A. Graves, A.-R. Mohamed, and G. Hinton, "Speech recognition with deep recurrent neural networks," in 2013 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), May 2013, pp. 6645-6649.
- [10] H. Sak, A. W. Senior, and F. Beaufays, "Long short-term memory recurrent neural network architectures for large scale acoustic modeling," pp. 338-342, 2014. [Online]. Available: http://www.iscaspeech.org/archive/interspeech2014/i140338.html
- A. Graves, "Generating sequences with recurrent neural networks," CoRR, vol. abs/1308.0850, 2013. [Online]. Available: http://arxiv.org/abs/1308.0850 I. Sutskever, O. Vinyals, and O. V. Le, "Sequence to sequence learning with neural networks," vol. 4, no. January, Montreal, QC, Canada, 2014, pp. 3104 - 3112.
- homology detection without alignment," BIOINFORMATICS, vol. 23, no. 14, pp. 1728-1736, JUL 15 2007.
- S. Bock and M. Schedl, "Polyphonic piano note transcription with recurrent neural networks," ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, pp. 121 – 124, 2012. [Online]. Available: http://dx.doi.org/10.1109/ICASSP.2012.6287832
- A. E. Coca, D. C. Correa, and L. Zhao, "Computer-aided music composition with 1stm neural network and chaotic inspiration," Dallas, TX, United states, 2013. [Online]. Available: http://dx.doi.org/10.1109/IJCNN.2013.6706747
- D. Eck and J. Schmidhuber, "Finding temporal structure in music: Blues improvisation with LSTM recurrent networks," Neural Networks for Signal Processing - Proceedings of the IEEE Workshop, vol. 2002-January, pp. 747 – 756, 2002. [Online]. Available: http://dx.doi.org/10.1109/NNSP.2002.1030094 O. Vinyals, A. Toshev, S. Bengio, and D. Erhan, "Show and tell: A neural image caption generator," CoRR, vol. abs/1411.4555, 2014. [Online]. Available: http://arxiv.org/abs/1411.4555
- Venugopalan, H. Xu, J. Donahue, M. Rohrbach, R. J. Mooney, and K. Saenko, "Translating videos to natural language using deep recurrent neural networks," CoRR, vol. abs/1412.4729, 2014. [Online]. Available: http://arxiv.org/abs/1412.4729
- J. Donahue, L. A. Hendricks, S. Guadarrama, M. Rohrbach, S. Venugopalan, K. Saenko, and T. Darrell, "Long-term recurrent convolutional networks for visual recognition and description," CoRR, vol. abs/1411.4389, 2014. [Online]. Available: http://arxiv.org/abs/1411.4389
- J.-M. Muller, Elementary Functions: Algorithms and Implementation, 2nd ed. Birkhauser, 2005.
- J. Spall, "Multivariate stochastic approximation using a simultaneous perturbation gradient approximation," IEEE Transactions on Automatic Control, vol. 37, no. 3, pp. 332-341, Mar 1992.