# RABBIT 2000 PROCESSOR EASY REFERENCE



92

93

95

98

100

PB0

PB2

PB3

PB5

CLKB

CLKA

PB7 /SLAVEATTN

**Processor Mode Select** 

BOOTSTRAP OPERATIO

SLAVE PORT. SPDOR USED

SYNCHRONOUS SERIAL. CLOCKED SERIAL PORT A ON PARALLEL PORT C USED FOR BOOTSTRAP

ASYNCHRONOUS SERIAL, ASYNCH

PORT C USED FOR BOOTSTRAP OPER. REQUIRED BAUD RATE = 240


CLKB


CLKA


/SWR /SRD


SAO


SA1














(MSB) BIT9 BIT8 0 0 0 0 0 0 TBCMR (0xBE) RD

**External Interrupt** 

I 11 BOTH EDGES

INTO AT PORT E[4] 00 DISABLE 01 FALLING EDGE 10 RISING EDGE

INTO AT PORT E[0] O0 DISABLE O1 FALLING EDGE 10 RISING EDGE

I 00 INTO DISABLED

PERIPHERAL CLOCK CYCLES

01 INTO PRIORITY 1 10 INTO PRIORITY 2

INTERUPT 0 CONTROL REGISTER IOCR (0x98) W

(LSB) BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 TBCLR (0xBF) RD

INTERUPT 1 CONTROL REGISTER I1CR (0x99) W

INT1 AT 00 DISABLE 01 FALLING EDGE

INT1 AT OO DISABLE O1 FALLING EDGE 10 RISING EDGE

00 INT1 DISABLED


(12MHz)

10 INT1 PRIORITY 2

I 11 BOTH EDGES

01 INT1 PRIORITY 1 = LOWEST

11 INT1 PRIORITY 3 = HIGHEST



# **External I/O**

**Global Control/Status** 

00 = NO RESET OR WD TIMEOUT 01 = WATCHDOG TIMEOUT

10 = NOT POSSIBLE

WRITE 1 = FORCE A PERIODIC INTERRUPT TO BE PENDING

000 PROC=OSC/8: PCLK = OSC/8 001 PROC=OSC/8: PCLK = OSC 01X PROC=OSC: PCLK = OSC

PERIODIC INTERRUPT

00 PERIODIC INTERRUPT = DISABLE

11 = RESET OCCURRED

1X0 PROC=32kHz: PCLK = 32kHz, MAIN OSC ON 1X1 PROC=32kHz: PCLK = 32kHz, MAIN OSC OFF

01 PERIODIC INTERRUPT = PRIORITY 1 (LOWEST)

10 PERIODIC INTERRUPT = PRIORITY 2 11 PERIODIC INTERRUPT = PRIORITY 3 (HIGHEST)


PERIODIC INTERRUPT = 32kHz/16 (488µs) PCLK = PERIPHERAL CLOCK PROC = CPU CLOCK


GCSR (0x00) R/W

ONLY

I/O ADDRESS A15 A14 A13	I/O BANK O	CTL REGISTER	PORT E	IBxCR	
1 1 1	IB7CR	(0x87) W	17		XXX
1 1 0	IB6CR	(0x86) W	16	WAITS 0 00 = 15 WAITS 1 = WRITES 01 = 7 WAITS ALLOWED 10 = 3 WAITS 0 = WRITES NOT 11 = 1 WAIT ALLOWED	
1 0 1	IB5CR	(0x85) W	15		1 = WRITES
1 0 0	IB4CR	(0x84) W	14		ALLOWED
0 1 1	IB3CR	(0x83) W	13		
0 1 0	IB2CR	(0x82) W	12	Ix FUNCTIONS ——  00 = I/O /CS 01 = I/O /RD STROBE 10 = I/O /WR STROBE 11 = I/O DATA (/RD OR /WR) STROBE	
0 0 1	IB1CR	(0x81) W	I1		
0 0 0	IB0CR	(0x80) W	10		

### **Global Output** Global Clock **Control Register Double Register** GCDR (0x0F) W






**20ns LOW TIME** 


\* EXTERNAL INTERRUPT HOLD TIME MUST BE AT LEAST THREE

\* SEE USERS MANUAL FOR DETAILS ON EXTERNAL INTERRUPT INTERFACE

### **Real Time Clock Control Register** REAL TIME CLOCK x REGISTER RTCOR (0x02) R/W RTC1R (0x03) RD RD = CURRENT VALUE OF 48bit RTC HOLDING REGISTER IS RETURNED REAL TIME CLOCK CONTROL REGISTER RTCCR (0x01) W RTCCR (SHORTCUTS) 1 = THIS BIT WITH EVERY BYTE INCREMENT WRITE MUST BE WRITTEN PRIOR TO



## **Watchdog Timer** WATCHDOG TIMER CONTROL REG WDTCR (0x08) W



### WATCHDOG TIMER TEST REG **WDTTR (0x09) W**



