
EECS 427

Lecture 7: Adders

Reading: 11.1 – 11.3.3

EECS 427 F08

Lecture 7

1

Last Time


- Sizing & Interconnect
- Today:
 - Introduction to Adders.

EECS 427 F08

Lecture 7

2

Full Adder




A	B	C_i	S	C_o	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

EECS 427 F08

Lecture 7

3

The Binary Adder



$$\begin{aligned}
 S &= A \oplus B \oplus C_i \\
 &= \overline{A}\overline{B}C_i + \overline{A}B\overline{C}_i + A\overline{B}\overline{C}_i + ABC_i \\
 C_o &= AB + BC_i + AC_i
 \end{aligned}$$

EECS 427 F08

Lecture 7

4

Express Sum and Carry as a function of P, G, D

Define 3 new variables which ONLY depend on A, B WHY?

Generate (G) = AB

Propagate (P) = A \oplus B


Delete = $\overline{A} \overline{B}$

$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$

Can also derive expressions for S and C_o based on D and P

The Ripple-Carry Adder




Worst case delay linear with the number of bits

$$t_d = O(N)$$

$$t_{adder} = (N-1)t_{carry} + t_{sum}$$

Goal: Make the fastest possible carry path circuit

Complementary Static CMOS Full Adder



EECS 427 F08

Lecture 7

7

Summary So Far...

- Instruction set and general 2-stage pipeline structure of the baseline processor
 - Covered in discussion last time
- Adders are a critical part of any digital processor
 - Adder design requires an architecture/topology (ex: ripple carry) and a bit cell design (ex: std. static CMOS)
 - More architectures and cell designs...coming up

EECS 427 F08


Lecture 7

8


Next...

- Better full adder design
- Better adder architectures vs. ripple carry adder (RCA)
 - Carry skip adder
 - Linear Carry select adder
 - Square root carry select adder

Complementary Static CMOS Full Adder Revisited




Inversion Property



$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$$


Minimize Critical Path by Reducing Inverting Stages Along Carry Path



Exploit Inversion Property

Allows us to remove inverter in carry chain → at what cost?

A Better Structure: Mirror Adder



24 transistors

EECS 427 F08

Lecture 7

13

Mirror Adder Details

- NMOS and PMOS chains are **completely symmetric**.
Maximum of 2 series transistors in carry generation
- In layout → critical to minimize capacitance at node C_o .
Reduction of junction capacitances is particularly important
- Capacitance at node C_o is composed of 4 junction capacitances, 2 internal gate capacitances, and 6 gate capacitances in connecting adder cell
- Transistors connected to C_i are closest to output
- Only optimize transistors in carry stage for speed
Transistors in sum stage can be small


EECS 427 F08

Lecture 7

14

Mirror Adder


Stick diagram of layout



EECS 427 F08

Lecture 7


15



- 2 possible layouts of mirror adder
- (a) corresponds roughly to last slide's stick diagram
- Layout (b) is datapath-oriented (ex. M2 can easily run horizontally across cell)

16

Sizing Mirror Adder




EECS 427 F08

Lecture 7

17

Transmission Gate Full Adder




EECS 427 F08

Lecture 7

18

Manchester Carry Chain



Static

Dynamic


EECS 427 F08

Lecture 7

19

Manchester Carry Chain

- Implement P with pass-transistors
- Implement G with pull-up OR kill (delete) with pull-down (note inversion)
- Use dynamic logic to reduce complexity and speed up




EECS 427 F08

Lecture 7

20

Carry-Bypass Adder




Idea: If (P_0 and P_1 and P_2 and $P_3 = 1$)
then $C_{0,3} = C_{i,0}$, else “delete” or “generate”

EECS 427 F08

Lecture 7

21

Carry-Bypass Adder (cont.)




$$t_{adder} = t_{setup} + M t_{carry} + (N/M - 1) t_{bypass} + (M - 1) t_{carry} + t_{sum}$$

Inner blocks do not contribute to worst-case delay since they have time to compute while bits 0-3 are propagating (assuming they have a generate or delete)

Block sizes can be made non-uniform (HOW?)

Carry Ripple versus Carry Bypass




EECS 427 F08

Lecture 7

23

Carry-Select Adder




EECS 427 F08

Lecture 7

24

Carry Select Adder: Critical Path




$$t_{add} = t_{setup} + Mt_{carry} + (N/M)t_{mux} + t_{sum}$$

EECS 427 F08

Lecture 7

25

Linear Carry Select




$$t_{add} = t_{setup} + M^*t_{carry} + (N/M)t_{mux} + t_{sum}$$

EECS 427 F08

Lecture 7

26

Square Root Carry Select




$$t_{add} = t_{setup} + Mt_{carry} + (\sqrt{2N})t_{mux} + t_{sum}$$

EECS 427 F08

Lecture 7

27

Adder Delays - Comparison



EECS 427 F08

Lecture 7

28

Summary

- Many topologies for adders
 - Variants on carry lookahead (not discussed) are dominant today
- For 16-bit addition, complex techniques such as carry lookahead do not offer much benefit
 - Carry select and carry bypass yield good performance in this case
- Adder cells may use mirror structure or transmission gates