ELSEVIER

Contents lists available at ScienceDirect

# **Computer Physics Communications**

journal homepage: www.elsevier.com/locate/cpc



# High performance implementations of the 2D Ising model on GPUs<sup>♠,♠♠</sup>

Check for updates

Joshua Romero\*, Mauro Bisson, Massimiliano Fatica, Massimo Bernaschi

NVIDIA Corporation, Santa Clara, CA 95050, United States of America Istituto per le Applicazioni del Calcolo, National Research Council of Italy, Rome, 00185, Italy

#### ARTICLE INFO

Article history:
Received 1 July 2019
Received in revised form 5 February 2020
Accepted 18 June 2020
Available online 30 June 2020

Keywords

6.5 software including parallel algorithms 23 statistical physics and thermodynamics Ising model GPU programming

#### ABSTRACT

We present and make available novel implementations of the two-dimensional Ising model that is used as a benchmark to show the computational capabilities of modern Graphic Processing Units (GPUs). The rich programming environment now available on GPUs and flexible hardware capabilities allowed us to quickly experiment with several implementation ideas: a simple stencil-based algorithm, recasting the stencil operations into matrix multiplies to take advantage of Tensor Cores available on NVIDIA GPUs, and a highly optimized multi-spin coding approach. Using the managed memory API available in CUDA allows for simple and efficient distribution of these implementations across a multi-GPU NVIDIA DGX-2 server. We show that even a basic GPU implementation can outperform current results published on TPUs (Yang et al., 2019) and that the optimized multi-GPU implementation can simulate very large lattices faster than custom FPGA solutions (Ortega-Zamorano et al., 2016).

#### **Program summary**

Program title: culsing (optimized).

CPC Library link to program files: http://dx.doi.org/10.17632/xrb9xtkbcp.1

Licensing provisions: MIT license.

Programming languages: CUDA C, Python.

Nature of problem: Two dimensional Ising model for spin systems.

Solution method: Checkerboard Metropolis algorithm.

© 2020 Elsevier B.V. All rights reserved.

# 1. Introduction

In the past ten years, GPUs have evolved from chips specialized for graphics processing to powerful and flexible accelerators for general computational and data processing tasks. Together with improvements in hardware capabilities, there has been a growing software ecosystem. In terms of programmability, beyond the original CUDA C [1], GPUs can now be programmed with compiler directives (OpenACC [2], OpenMP [3]), or in high level languages such as Python, MATLAB, or Julia. On the system side, there are now servers like the NVIDIA DGX-2 with all GPUs connected via NVLink and NVSwitch [4]. These types of systems are bringing SMP-like capabilities to multi-GPU programming, as GPUs on the node can access data on other GPUs in a fast and transparent way.

E-mail address: joshr@nvidia.com (J. Romero).

In this paper, we use the 2D Ising model to compare the level of performance achievable with different programming approaches on GPUs.

# 2. Ising model

In statistical mechanics, "spin system" indicates a broad class of models used for the description of a number of physical phenomena. A spin system is usually identified by a Hamiltonian function having the following general form:

$$H = -\sum_{i \neq j} J_{ij} \sigma_i \sigma_j \tag{1}$$

The spins  $\sigma$  are defined on a *lattice* which may have one, two, three or even a higher number of dimensions. The sum in Eq. (1) runs on the nearest neighbors of each spin location (for example, 2 in 1D, 4 in 2D and 6 in 3D). The spins and the couplings J may be either discrete or continuous and their values determine the specific model. In the Ising model [5] of ferromagnetism, the spins can be in one of two states (+1 or -1),  $J_{ij}$  is > 0 and, as a further simplification, all of the nearest neighbors  $\langle ij \rangle$  have the same interaction strength so that  $J_{ij} = J$  for all pairs i,j. There are analytical solutions for the Ising model in 1D and 2D;

The review of this paper was arranged by Prof. David W. Walker.

This paper and its associated computer program are available via the Computer Physics Communication homepage on ScienceDirect (http://www.sciencedirect.com/science/journal/00104655).

<sup>\*</sup> Corresponding author at: NVIDIA Corporation, Santa Clara, CA 95050, United States of America.

however, these can be considered an exception because, despite the illusory simplicity of their Hamiltonian formulation, the study of spin systems in higher dimensions is by no means trivial. Most of the time, numerical simulations (very often based on Monte Carlo methods) are the only way to understand their behavior.

A Monte Carlo simulation of the Ising model can be performed with the Metropolis algorithm [6], where the following steps are repeated:

- From an initial configuration of spins, flip a randomly chosen spin.
- If the change in energy between the old and new state is negative, we accept the change.
- Otherwise, the move is accepted with probability  $e^{(-\beta \Delta E)}$ , where  $\beta$  is the inverse of the temperature of the system and  $\Delta E$  is the difference in the energy due to the spin flip.

It is very desirable from a computational point of view to update multiple spins in parallel. Given the local interactions of a spin with its neighbors, we can see that if we consider the lattice as a checkerboard, the flipping of a spin of a particular color is completely determined by its neighbors of the opposite color. We can update all the spins of one color in parallel, keeping the other color constant, and then repeat the process with the opposite color.

The checkerboard decomposition can be used to run parallel versions of other local Monte Carlo algorithms, like the Heat Bath algorithm in which the probability P of a spin flip from  $\sigma$  to  $-\sigma$  is equal to  $e^{-\beta\Delta E}/e^{-\beta\Delta E}+1$ . Due to their locality, algorithms like Metropolis and Heat Bath suffer from the so called critical slowing down syndrome; a state in which it becomes increasingly difficult to flip a spin at random as it is likely to be coupled to neighboring spins pointing in the same direction. A solution to this problem is provided by an algorithm proposed by U. Wolff [7] in which a whole cluster of spins is flipped in each update instead of a single one. The cluster is constructed starting from a seed spin selected at random and looking at its neighboring spins. Those with the same sign as the seed spin are added to the cluster with a probability  $P_{add}$  equal to  $1-e^{-2\beta J}$ , whereas they are excluded from the cluster with probability  $1 - P_{add}$  (spins having the opposite value with respect to the seed spin are ignored). This implies that spins are added to the cluster with a probability that is temperature dependent. It is not difficult to check that in both the low and high temperature regimes, the Wolff algorithm is not very efficient and the simpler Metropolis algorithm performs better. As a consequence, there is still much interest in using efficient (from the computational viewpoint) implementations of the Metropolis algorithm for the simulation of the Ising (and similar) models [8].

In the present paper, we discuss the performance of several implementations for the simulation of the 2D Ising model running on NVIDIA Volta GPUs. We focus on the 2D model because the results can be easily compared to the analytical solution derived by Onsager [9]. We compare our performance with those recently produced on other computing platforms [10,11]. Previous results are available in [12–14] and [15].

#### 3. Single-GPU implementations

#### 3.1. Basic implementation

To begin, a basic single-GPU implementation of the checker-board Metropolis algorithm was implemented in Python, combining features available in the popular Numba and CuPy packages. Specifically, Numba [16] was used for general GPU data handling via its provided device\_array objects and also for its ability to compile custom CUDA kernels at runtime expressed purely

in Python. In our experimentation, we found that the random number generation supported in Numba for use in device kernels to be fairly low performing. As a replacement, we used available bindings into the NVIDIA cuRAND [17] library available in CuPy [18] to pre-populate an array of random numbers as a separate operation before each lattice update kernel call.

The  $N \times N$  checkerboard lattice of spins is represented in two separate arrays of dimension  $N \times N/2$ , with each array containing only spins of a single color. This decomposition is depicted in the central image in Fig. 1. As each spin only takes the value of  $\pm 1$ , each spin location can be represented using a single byte. While further compressed data representations are possible, a byte is the smallest data type that does not require bitwise operations.

With the data decomposition in place, the implementation is straightforward and consists of two steps per color, per iteration. For a given color:

- 1. Populate an  $N \times N/2$  array of random values with CuPy/cuRAND
- 2. Update spins on the lattice for the current color using the opposite colored lattice spin values and the random value array, implemented in a custom kernel written with Numba. See Fig. 2 for a listing of the spin update code.

To better gauge the performance of Numba, a nearly identical implementation of this basic algorithm for single-GPU was also implemented in CUDA C. A comparison of the main lattice kernel in both implementations can be seen in Fig. 2.

#### 3.2. Tensor core implementation

In [10], an implementation of the checkerboard Metropolis algorithm was developed to map the computation of nearestneighbor sums to matrix multiplications in order to execute them on TPUs using their hardware FP16 matrix multiply units (TPU Tensor Cores). As GPUs are generally programmable and the computation can be directly expressed in CUDA, such a mapping to matrix multiplies is not necessary for GPUs and adds unneeded complexity; however, as a means for comparison, a version of this matrix multiply algorithm was implemented to utilize NVIDIA Tensor Cores available on Volta GPUs. A complete description of the algorithm can be found in [10] and only key details will be discussed here. For this implementation, the lattice data is organized in a pattern similar to the right-most diagram in Fig. 1. In our implementation, the lattice is organized into 256  $\times$  256 sub-lattices, each further decomposed into four 128  $\times$  128 blocks. At the high level, the algorithm uses matrix multiplications to compute sub-lattice local nearest neighbor sums using a kernel matrix K of the form.

$$\mathbf{K} = \begin{bmatrix} 1 & 1 & 0 & \dots & 0 & 0 & 0 \\ 0 & 1 & 1 & \dots & 0 & 0 & 0 \\ 0 & 0 & 1 & \dots & 0 & 0 & 0 \\ \vdots & \vdots & \vdots & \ddots & \vdots & \vdots & \vdots \\ 0 & 0 & 0 & \dots & 1 & 0 & 0 \\ 0 & 0 & 0 & \dots & 1 & 1 & 0 \\ 0 & 0 & 0 & \dots & 0 & 1 & 1 \end{bmatrix}_{128 \times 128}$$

$$(2)$$

For a given sub-lattice,  $\sigma^{ij}$ , to compute the sum of sub-lattice local nearest neighbor spins for the black sub-blocks,  $\sigma^{ij}_{00}$  and  $\sigma^{ij}_{11}$ , the following operations are performed,

$$nn_{\mathsf{L}}(\boldsymbol{\sigma}_{00}^{ij}) = \boldsymbol{\sigma}_{01}^{ij} \boldsymbol{K} + \boldsymbol{K}^{\mathsf{T}} \boldsymbol{\sigma}_{10}^{ij} \tag{3}$$

$$nn_{\mathsf{L}}(\boldsymbol{\sigma}_{11}^{ij}) = \boldsymbol{\sigma}_{10}^{ij} \boldsymbol{K}^{\mathsf{T}} + \boldsymbol{K} \boldsymbol{\sigma}_{01}^{ij} \tag{4}$$

where  $nn_L()$  denotes the sum of sub-lattice local nearest neighbor spins. A similar expression can be used to compute sums for the

abstract lattice											
0	0	1	1	2	2	3	3	4	4	5	5
6	6	7	7	8	8	9	9	10	10	11	11
12	12	13	13	14	14	15	15	16	16	17	17
18	18	19	19	20	20	21	21	22	22	23	23
24	24	25	25	26	26	27	27	28	28	29	29
30	30	31	31	32	32	33	33	34	34	35	35
36	36	37	37	38	38	39	39	40	40	41	41
42	42	43	43	44	44	45	45	46	46	47	47
48	48	49	49	50	50	51	51	52	52	53	53
54	54	55	55	56	56	57	57	58	58	59	59
60	60	61	61	62	62	63	63	64	64	65	65
66	66	67	67	68	68	69	69	70	70	71	71

black/white separation + compaction along rows												
0	1	2	3	4	5		0	1	2	3	4	5
6	7	8	9	10	11		6	7	8	9	10	11
12	13	14	15	16	17		12	13	14	15	16	17
18	19	20	21	22	23		18	19	20	21	22	23
24	25	26	27	28	29		24	25	26	27	28	29
30	31	32	33	34	35		30	31	32	33	34	35
36	37	38	39	40	41		36	37	38	39	40	41
42	43	44	45	46	47		42	43	44	45	46	47
48	49	50	51	52	53		48	49	50	51	52	53
54	55	56	57	58	59		54	55	56	57	58	59
60	61	62	63	64	65		60	61	62	63	64	65
66	67	68	69	70	71		66	67	68	69	70	71

	compaction of each 4x4 sub-lattice into four 2x2 blocks of the same color										
0	1	0	1	2	3	2	3	4	5	4	5
12	13	12	13	14	15	14	15	16	17	16	17
6	7	6	7	8	9	8	9	10	11	10	11
18	19	18	19	20	21	20	21	22	23	22	23
24	25	24	25	26	27	26	27	28	29	28	29
36	37	36	37	38	39	38	39	40	41	40	41
30	31	30	31	32	33	32	33	34	35	34	35
42	43	42	43	44	45	44	45	46	47	46	47
48	49	48	49	50	51	50	51	52	53	52	53
60	61	60	61	62	63	62	63	64	65	64	65
54	55	54	55	56	57	56	57	58	59	58	59
66	67	66	67	68	69	68	69	70	71	70	71
				_							

Fig. 1. On the left, an abstract 12 × 12 lattice with the checkerboard pattern highlighted is shown. In the center, the lattice is represented using two arrays, each containing one color of spins compacted along the rows. On the right, the lattice is decomposed into  $4 \times 4$  sub-lattices, where each sub-lattice is represented as a sequence of four  $2 \times 2$  blocks of spins of the same color.

template < bool is\_black >

```
@cuda.iit
woudd.jit
def update_lattice(lattice, op_lattice, randvals, is_black):
    n,m = lattice.shape
    tid = cuda.blockIdx.x * cuda.blockDim.x + cuda.threadIdx.x
  if (i >= n or i >= m): return
                                                                                                                      if (i >= nx || j >= ny) return;
  # Set stencil indices with periodicity ipp = (i + 1) if (i + 1) < n else 0 jpp = (j + 1) if (j + 1) < m else 0 inn = (i - 1) if (i - 1) >= 0 else (n - 1) jnn = (j - 1) if (j - 1) >= 0 else (m - 1)
                                                                                                                      // Set stencil indices with periodicity int ipp = (i + 1 < nx) ? i + 1 : 0; int inn = (i - 1 >= 0) ? i - 1: nx - 1; int jpp = (j + 1 < ny) ? j + 1 : 0; int jpn = (j - 1 >= 0) ? j - 1: ny - 1;
   # Select off-column index based on color and row index parity
                                                                                                                      // Select off-column index based on color and row index parity
   if (is_black):
   joff = jpp if (i % 2) else jnn
                                                                                                                     // Select off-column index ba:
int joff;
if (is_black) {
   joff = (i % 2) ? jpp : jnn;
} else {
   joff = (i % 2) ? jnn : jpp;
      joff = jnn if (i % 2) else jpp
   # Determine whether to flip spin
lij = lattice[i, j]
acceptance_ratio = math.exp(-2.0 * inv_temp * nn_sum * lij)
if (randvals[i, j] < acceptance_ratio):
    lattice[i, j] = -lij</pre>
                                                                                                                     // Determine whether to flip spin
char lij = lattice[i * ny + j];
float acceptance_ratio = exp(-2.0f * inv_temp * nn_sum * lij);
if (randvals[i*ny + j] < acceptance_ratio) {
   lattice[i * ny + j] = -lij;
}</pre>
```

Fig. 2. Single-GPU update\_lattice kernel in Python (left) and CUDA C (right) used in basic implementations. @cuda.jit decorator used to enable Numba JIT compilation of CUDA kernel.

white sub-blocks,

$$nn_{\mathsf{L}}(\sigma_{10}^{ij}) = \sigma_{11}^{ij} \mathbf{K} + \mathbf{K} \sigma_{00}^{ij} \tag{5}$$

$$nn_{\mathsf{L}}(\boldsymbol{\sigma}_{01}^{ij}) = \boldsymbol{\sigma}_{00}^{ij} \boldsymbol{K}^{\mathsf{T}} + \boldsymbol{K}^{\mathsf{T}} \boldsymbol{\sigma}_{11}^{ij} \tag{6}$$

With these equations, one can obtain the sub-lattice local sums for a given color over the entire lattice via two batched matrixmultiply operations, corresponding to the left and right summands in either Eqs. (3) and (4) for the black spins, or Eqs. (5) and (6) for the white spins. To enable the use of tensor cores, the lattice spins and nearest neighbor sums are stored in half-precision, and the matrix multiplies are computed using cublasHgemmBatched routine available in the NVIDIA cuBLAS library [19]. Once the sub-lattice local sums are obtained for a given color, a separate kernel adding boundary contributions from neighboring sub-lattices is executed, followed by a final spin update kernel which uses the completed sums and generated random values to update spins. In this implementation, we used the Philox4\_32\_10 generator provided by the device API of the cuRAND library to generate per-thread random numbers within the spin update kernel. In order to avoid allocated separate global memory to store generator states and loading/storing them for every color update, we initialize a new state at each kernel call in

a way such that each thread progresses coherently along the same random sequence across consecutive launches. This is possible thanks to the curand\_init() call that allows to specify a seed, a sequence, and an offset. The seed determines a series of random sequences, the sequence number identifies one of those sequences, and the offset specifies an element in that sequence. For each kernel call, each thread uses the same seed, specifies as sequence number its unique linear index in the grid, and specifies an offset equal to the total count of random numbers generated in the previous kernel calls. This is in contrast to the approach in the basic implementation where an array of random values is pre-populated using the host API. To summarize, the steps to update spins for a given color are as follows:

- 1. Compute sub-lattice local spin sums for current color using two batched matrix-multiplication operations (via calls to cublasHgemmBatched)
- 2. Add boundary contributions from neighboring sub-lattice to local sums using a custom boundary update CUDA ker-
- 3. Update spins for current color using completed sums and random values generated with cuRAND in a custom spin update CUDA kernel.

From this description, a few notable issues with this approach can be discussed. First, the use of matrix multiplications necessitates additional memory usage in order to store intermediate local nearest neighbor sums (for at least half of the total lattice). On top of this, to utilize tensor cores the sums and lattice spins must be stored in half-precision which further increases memory requirements. Next, the splitting of the computation into several distinct operations results in increased global device memory traffic as data must be loaded and stored from global memory in between operations. Additionally, the standalone boundary update operation yields many uncoalesced memory loads and stores when updating the sub-lattice boundaries along the direction strided in memory, resulting in poor memory bandwidth utilization for this kernel. As this problem is memory-bandwidth limited, increasing memory bandwidth pressure just to enable the mapping of the problem to tensor cores is not a wise trade-off. This is especially true when the matrix multiplications themselves consist of mostly useless FLOPs (i.e. multiplications by zero), with only two multiplications per inner product contributing to the final result, yielding a fraction of 1/64 useful FLOPs when using  $128 \times 128$  matrix multiplications.

#### 3.3. Optimized implementation

In order to use the compute resources of the GPU as efficiently as possible, we developed an optimized implementation of the Metropolis algorithm based on the multi-spin coding technique [20] in CUDA C. Similar to the basic implementation, we represented the spin lattice of size  $N \times N$  as two separate arrays of size  $N \times N/2$ , each holding one set of spins from the checkerboard representation. Each spin is represented with 4 bits instead of using an entire byte (or larger words). This choice not only reduces the memory footprint of the lattice, with respect to using a whole word per spin, but it also makes it possible to perform the sums of neighbors' values for multiple consecutive spins (of the same color) in parallel, provided that the theoretical spin values -1/1are mapped to 0/1, respectively. The combination of the reduced number of bits used to store a spin value with the use of the largest word size (64-bit) allows drastic reductions in the number of addition instructions executed by the hardware. Assuming that each of four 64-bit words contain 16 consecutive spins from the N, S, E, and W directions, three additions are sufficient to compute the neighbors sums instead of the 48 that would be required if each quadruple was processed independently (16  $\times$  3). The choice of four bits per spin enables performing the sums without using additional variables given that each spin can contribute at most 1. In theory, since each sum can add to at most 4, three bits would be sufficient but that would require explicit handling of the inter-word cases with no sizeable benefit as far as performance or storage are concerned.

The update of each color is performed with a single kernel that is launched with enough blocks to cover the whole lattice. Each thread is in charge of updating 64 spins (256 bits), thus it executes two 128-bit loads from the target lattice array (the spins to be updated), eight additional 128-bit loads from the source lattice array (to fetch the four neighbors of the target spins, four loads per source word), and two 128-bit writes to store the flipped spins back into the target lattice. The separation on the spins according to the checkerboard pattern is such that it is quite simple to compute the words required to load the neighbors of a target word of spins. The neighbors of the spins in word (i, j) from the target lattice are found in the words from the source lattice at coordinates (i-1,j), (i,j), (i+1,j) (three vertically aligned words centered on (i, j) and in a word from one of the sides. If i is even, then this word is the one at coordinates (i, j - 1), otherwise it is at (i, j + 1). The side word contains only one spin required for

the computation (the one nearest to the central word) and so it cannot be directly used in the neighbors additions. This however, can easily be fixed by shifting out the unnecessary spins and shifting in an equal number of spins from the central word, as shown in Fig. 3.

In order to avoid reading the lattices entries multiple times from the global memory, each block initially loads its spin tile from the source lattice into the shared memory, and then the threads load the words containing their neighboring spins from that faster memory space. We generate random numbers similarly to what we described for the tensor core implementation, using the Philox4\_32\_10 generator provided by the device API of the cuRAND library. Each simulation step is performed by performing two kernel launches, one for the black and one for the white sublattice.

# 4. Multi-GPU implementations

A classic multi-GPU approach would implement the update of the halo spins in a different routine from the spins in the bulk to allow an overlap of communication and computation, as shown in [8]. While this approach is very effective and allows good scaling, in this work we exploited new capabilities available in the DGX line of systems (DGX Station, DGX-1 and DGX-2), where the GPUs are connected through NVLink and unified memory allows allocations that span multiple GPUs. When one GPU needs to access data stored on another GPU, the driver will automatically migrate the corresponding memory pages.

When using multiple GPUs, the whole lattice can be partitioned into horizontal slabs and each GPU stores one slab in its own global memory in the same layout employed in the single-GPU case (according to the checkerboard pattern). In this way, each GPU needs only read access to the memory of the two GPUs that handle the slabs on top and bottom of its own region.


#### 4.1. Basic implementation

First, we consider distributing the basic implementation to multiple GPUs. One limitation of the Numba library is that a single thread can have at most one active CUDA context at a time, which actually prohibits the simple usage of unified memory to access data across multiple GPUs. Instead, a multi-process multi-GPU version was implemented using MPI via mpi4py and CUDA Interprocess Communication (IPC) handles, obtained directly from the Numba device\_array objects. In this case, each process obtains a CUDA IPC handle to the lattice allocations of neighboring slabs, and uses them to access spin data in the update lattice kernel when the neighbor stencil crosses slab boundaries.


#### 4.2. Tensor core and optimized implementations

Since both these implementations are written in CUDA C, the full set of options for distribution across multiple GPUs are available.

The slab based distribution can be realized very easily by using the CUDA Unified Memory system. It is sufficient to allocate the entire  $N \times N$  lattice via a single call to the cudaMallocManaged() function and then, for each slab, setting the preferred location to be the memory belonging to target GPU and setting up the mapping of the first and last line of that slab in the page tables of adjacent GPUs. These operations are performed by using the cudaMemAdvise() call by specifying, respectively, the cudaMemAdviseSetPreferredLocation and the cudaMemAdviseSetAccessedBy advice parameters. In total, since black and white lattices are stored in separate arrays, six cudaMemAdvise() calls are required per GPU. Fig. 4 shows an



**Fig. 3.** Example of the memory accesses required to load the neighboring spins in the multi-spin case. The left side contains the abstract lattice of spins, colored according to the checkerboard pattern. Represented to the right are the actual arrays of white and black spins as they are stored in memory. Each color is compacted along the rows and stored using two spins per word. There are two possible access patterns required to load neighboring spins based on the color of target spins and on the parity of the row index of the word containing them. Assuming the target lattice is the black one, let us consider an odd row case, for example  $(8, 9)_B$ , and an even row case, for example  $(38, 39)_B$ . In both cases, all the top and bottom spins are found in the two words below and above the target word  $((2, 3)_W, (14, 15)_W \text{ for } (8, 9)_B, \text{ and } (32, 33)_W, (44, 45)_W \text{ for } (38, 39)_B)$ . Of the neighboring spins lying on the same row, all but one are always located in the word at the same coordinates as target word  $((8, 9)_W \text{ and } (38, 39)_W \text{ white})$ . The last spin is either the leftmost one in the word to the right of the central one, if the row index is odd  $((10, xx)_W \text{ for } (8, 9)_B)$ , or the rightmost one in the word to the left, if the row index is even  $((xx, 37)_W \text{ for } (38, 39)_B)$ . It is easy to see that these cases for the side words are reversed when the target lattice is the white one.



**Fig. 4.** Example of Unified Memory calls required to process a squared lattice with 4 GPUs enabling direct memory access to boundary regions between pairs of neighboring devices via NVLink.

example of the Unified Memory calls and the lattice regions they need to be called onto.

This setup does not require any change to the existing GPU kernels to access external memory, or any explicit exchange of data among GPUs (like it would normally be necessary in a CUDA+MPI setup). Rather, the existing kernels are simply launched on each GPU with the lattice array accesses properly offset to access different slabs. When a GPU executes a load on a word belonging to one of its neighbors then a data transfer through NVLink automatically takes place.

#### 5. Results

## 5.1. Single-GPU performance

In this section, we present single-GPU performance results. We ran our single-GPU tests on a Tesla V100-SXM card mounted in a DGX-2 [21]. The card is equipped with 32 GB of HBM2 memory and a total of 5120 CUDA cores. For the basic and tensor

core implementations, we ran tests on lattice sizes ranging from  $(20 \times 128)^2$  to  $(640 \times 128)^2$  to compare directly with TPU results reported in [10]. For the optimized implementation, we ran tests with different lattice sizes ranging from  $2048^2$  (2 MB) to  $(64 \times 2048)^2$  (8 GB), quadrupling the total number of spins at each step. We also ran the largest lattice possible with the available memory, a  $(123 \times 2048)^2$  requiring 30.3 GB of memory. The performance metric we report is the number of attempted spin flips per nanosecond (flip/ns), where the number of attempted spin flips per iteration is simply equal to the lattice size. We use the number of attempted spin flips since it is constant per iteration, whereas the number of actual flips depends on the temperature. In the flip/ns metric, higher is better. The results are reported in Tables 1 and 2 respectively.


Considering the performance results in Table 1, both the basic implementation and the tensor core one achieve higher performance on a single Tesla V100-SXM than the single TPUv3 results reported in [10], with speedups ranging from a factor of 3 for the tensor core implementation to 5 for the CUDA C variant of the basic implementation, when comparing highest reported spin update rates. Comparing across GPU implementations in this table, the tensor core implementation and basic implementation in Python are significantly slower than the basic implementation written in CUDA C. For the tensor core implementation, this is not surprising due to the additional memory bandwidth overhead introduced from splitting the problem into more distinct operations and poor performance of the boundary update kernel due to the required uncoalesced loads and stores. In comparing the basic implementation in Python to the implementation in CUDA C, the major performance difference was mostly due to quality of the compiled spin update kernels. While the Python and CUDA C versions of these kernels are nearly identical (see Fig. 2), the JIT-compiled Numba kernels were much less performant, in part due to greater register usage relative to the kernel generated by the NVCC compiler with the CUDA C source.

For comparison with the performance of our optimized implementation, we include in Table 2 the best results from the high performance TPUv3 implementation on a single and 32 TPUv3 cores, as well as the performance achieved on a FPGA [11] using a lattice of size exactly  $1024^2$ . The comparison shows that our optimized implementation on a single V100-SXM provides a speedup in excess of 3000% with respect to a TPUv3 core. It is necessary to combine the processing power of 32 TPUv3 cores (four TPU units) to reach performance in the ballpark of a single Tesla V100.

**Table 1**Single-GPU performance comparison between basic, tensor core, and TPU implementations. Results reported in flips per nanosecond on the same lattices used in [10].

Lattice size	Basic (Python)	Basic (CUDA C)	Tensor core	TPU (on TPUv3 core) [10]
$(20 \times 128)^2$	15.179	48.147	31.010	8.1920
$(40 \times 128)^2$	40.984	59.606	35.356	9.3623
$(80 \times 128)^2$	42.887	64.578	38.726	12.336
$(160 \times 128)^2$	43.594	66.382	39.152	12.827
$(320 \times 128)^2$	43.768	66.787	39.208	12.906
$(640 \times 128)^2$	43.535	66.954	38.749	12.878

**Table 2**Flips per nanosecond obtained by the optimized multi-spin code on a single Tesla V100-SXM card with different lattice sizes, requiring an amount of memory ranging from 2 MB to 30 GB. For comparison purposes, the table also reports the best timings with 1 and 32 TPUv3 cores from [10], and with 1 FPGA from [11].



#### 5.1.1. Single GPU bandwidth analysis

The main performance limiter of our Ising model implementations is the memory bandwidth of the GPUs they are run on. So, as a means for further comparison between the implementations studied, we computed the achieved memory bandwidth of the main spin update kernels for the basic implementations in Python and CUDA C and the optimized implementation. We did not perform this analysis on the tensor core implementation due to both a lack of a main computation kernel to analyze and the implementation being comprised of mostly compute-bound GEMM computations.

In both basic implementations, the main spin update kernel to update a single color reads a full lattice of spins (both colors) and a half lattice of random values and writes a half lattice of spins (one color). Each spin is represented using a byte and each random value is stored as a 4 byte float, resulting in the following expressions for the bytes read and written to global memory by the kernel,

$$R_{basic} = N \times N \times 1 + \frac{N \times N}{2} \times 4 = N \times N \times 3$$

$$W_{basic} = \frac{N \times N}{2} \times 1$$

where  $R_{\text{basic}}$  and  $W_{\text{basic}}$  are the bytes read and written from global memory respectively for the basic implementation. We note here that this expression assumes optimal caching performance such that neighboring spin values that are common between threads are cached effectively and read from global memory uniquely once. We measured the memory throughput of the main spin update kernel in the Python and CUDA C implementations on the  $(640 \times 128)^2$  lattice running on a Tesla V100-SXM, resulting in measured bandwidths of 380 GB/s and 656 GB/s respectively. To relate these values to the spin update rates reported, we extract the write bandwidth by multiplying the measured bandwidth by the ratio of written bytes to total bytes,  $W_{\text{basic}}/(W_{\text{basic}} + R_{\text{basic}}) =$ 1/7, yielding write bandwidths of approximately 54 GB/s and 94 GB/s respectively. Since each written byte corresponds to one updated spin, the write bandwidths can be converted directly to spin update rates of 54 flips/ns and 94 flips/ns, assuming no overhead from additional operations. However, as noted in the

basic implementation details, for each call to the spin update kernel, there is a separate kernel launched to populate an array of random values with cuRAND. Therefore, the achieved flips/ns of 43.5 and 67 are lower as expected, with a 20% to 29% overhead from the random number generation kernels. From these results, we see a notable difference between the bandwidths measured by the Python spin update kernel from Numba and the CUDA C kernel. While the CUDA C implementation achieves a reasonable percentage of the peak memory bandwidth of the Tesla V100-SXM card (900 GB/s) and is predominantly memory bandwidth bound, the lower measured bandwidth of the Python implementation suggests a different performance bound. Comparative profiling of the two kernel implementations using the NVIDIA profiler indicated that the Numba generated kernel issues significantly more integer instructions than the CUDA C kernel, most likely from addressing operations used in its custom array type when accessing data, making the kernel instruction/compute rather than memory bandwidth bound.

We can perform a similar analysis of the spin update kernel from the optimized implementation. The spin update kernel of the optimized implementation to update one color reads a full lattice of spins (both colors) and writes a half lattice of spins (one color). Unlike the basic implementation, the optimized kernel implementation does not read precomputed random numbers from memory, opting instead to compute them within the kernel. Each spin in this implementation is represented by a half byte, resulting in the following expressions for the bytes read and written to global memory by the kernel,

$$R_{\text{opt}} = N \times N \times \frac{1}{2}$$

$$W_{\text{opt}} = \frac{N \times N}{2} \times \frac{1}{2} = N \times N \times \frac{1}{4}$$

where  $R_{\rm opt}$  and  $W_{\rm opt}$  are the bytes read and written from global memory respectively for the optimized implementation. To reduce dependence on hardware caching for performance, the optimized implementation manually reads neighboring lattice spins only once into the shared memory of each thread block from global memory, and performs subsequent reads from that much faster memory space. We measured the memory throughput of

**Table 3** Weak scaling of the optimized multi-spin code measured using up to 16 V100-SXM GPUs in a DGX-2 and DGX-2H system, keeping the number of spins per GPU fixed at  $(123 \times 2048)^2$  (top table). For comparison purposes, the lower table contains the weak scaling measurements reported in [10] on a multi-TPU system. On the right, are plotted the scaling figures for the DGX systems, and for the TPU system. A single DGX-2 outperforms 64 TPU units (256 chips, 512 cores). Dividing flips/ns by number of cores, the flips per nanosecond per TPUv3 core is roughly 11.43, compared to 417.53 per GPU — more than a 30× speedup.

Weak scaling

							weak scaling						
			flip	$_{ m s/ns}$		8000							
GPUs	latt	tice size	DGX-2	DGX-2H		7000							
1	$(123 \times 2048)$	$) \times (123 \times 2048)$	417.53	459.16	_	6000	) <del> </del>						
2	$(246 \times 2048)$	$)\times(123\times2048)$	828.21	916.40		5000							
4	$(246 \times 2048)$	$)\times(246\times2048)$	1619.81	1831.73	'n								
8	$(492 \times 2048)$	$) \times (246 \times 2048)$	3231.89	3661.47	/dil	4000	DGX-2 —— ¬						
16	$(492 \times 2048)$	$\times (492 \times 2048)$	6441.68	7381.30		3000	DGX-2H → →						
	TIDII 0	1	0: /		=	2000	TPUv3 ——						
	TPUv3 cores	lattice size	$_{ m flip/ns}$			2000	ideal Box 2						
	$1 \times 1 \times 2$	$(986 \times 128)^2$	22.89			1000	ideal-DGX-2H						
	$2 \times 2 \times 2$	$(1792 \times 128)^2$	91.52			0	ideal-TPUv3						
	$4 \times 4 \times 2$	$(3584 \times 128)^2$	366.01			υ,	see see see see see see see						
	$8 \times 8 \times 2$	$(7168 \times 128)^2$	1463.51				str str str str str str						
_	$16\times16\times2$	$(14336 \times 128)^2$	5853.04	_			number of spins						

**Table 4**Strong scaling of the optimized multi-spin code measured using both a DGX-2 and DGX-2H system with a lattice of fixed size equal to  $(123 \times 2048)^2$ . On the right, a plot of the two scaling measurements is shown.

					8000			_						$\neg \neg$
		$_{ m flips/ns}$			7000 6000	L		X-2H	<del>_</del>				والمستنفظ المستنفظ المستنفل المستنفظ المستنفظ المستنفل ال	,;;;×
no. of GPUs	lattice size	DGX-2	DGX-2H		5000	L	idea <b>l</b> -DG	X-2H				84. C.		
1		417.57	453.56	- su/c	4000	L					شنن نشته معمد			
2		830.29	925.99	flip/						A STATE OF THE PARTY OF THE PAR				
4	$(123 \times 2048)^2$	1629.32	1848.44		3000	Γ			322222					
8		3252.68	3682.90		2000	H		Auran						
16		6474.16	7292.19		1000	H								
				_	0	L	*	<u> </u>		i_	i_	i_	i_	لـــــــــــــــــــــــــــــــــــــ
						0	2	4	6	8	10	12	14	16
									nu	mhoro	of CDI Ic			

the main spin update kernel of the optimized implementation on the  $(64 \times 2048)^2$  lattice running on a Tesla V100-SXM, resulting in a measured bandwidth of approximately 620 GB/s. We again relate the measured bandwidth to the reported spin update rates by extracting the write bandwidth from the reported bandwidth by multiplying by the ratio of written bytes to total bytes, which in this case is  $W_{\rm opt}/(W_{\rm opt}+R_{\rm opt})=1/3$ . This results in a write only bandwidth of 207 GB/s. Since in the optimized implementation two spins are updated per byte written, this write bandwidth converts to a spin update rate of 414 flips/ns, which is in agreement with the 418 flips/ns reported for this case in Table 2.

#### 5.2. Multi-GPU performance

In this section, we present the multi-GPU performance results. For the optimized code, we measured performance on both a DGX-2 and a DGX-2H system. The DGX-2H is a newer version of the DGX-2 server that is outfitted with higher-performing CPUs and GPUs. Its 16 Tesla V100-SXM GPUs run at higher clock speed and feature a 450 W TDP each. The performance testing of the basic and tensor core implementations were limited to the base DGX-2 system.

Table 3 reports the weak scaling measurements obtained running the optimized implementation on both a DGX-2 and a DGX-2H system. The lattice size per GPU has been kept constant at  $63.5 \times 10^9$  spins (30 GB) and we measured the flip/ns rate for 128 update steps. As expected, the scaling is perfectly linear up to 16 GPUs. This is due to the simple access pattern of remote memory and to the high throughput of the NVLink communications. The performance figures from the table are plotted on the adjacent graph together with the numbers reported in [10]. Due

to memory constraints we could not run a test case of size similar to the largest one reported in [10].

Table 4 reports the strong scaling measurements of the optimized implementation obtained on the two DGX systems. The total lattice size has been kept constant at  $63.5 \times 10^9$  spins (30 GB) and it has been partitioned into as many horizontal slabs of the same size as the number of GPUs used in the measurements. As for the weak scaling case, we measured the flip/ns rate for 128 update steps. Since with any number of GPUs the transfers of the top and of the bottom boundaries is negligible with respect to the processing of the bulk, the scaling is linear up to 16 GPUs. The plot near the table shows a comparison of the performance figures from the two DGX systems.

For completeness, we also report the weak and scaling measurements obtained on a DGX-2 system for the basic implementation in Python using MPI and CUDA IPC and the tensor core implementation using unified memory in Table 5. Similar to the optimized implementation, both of these implementations achieve very good scaling efficiency. Notably, the tensor core implementation with unified memory achieves better scaling efficiency than the basic implementation using MPI and CUDA IPC.


# 5.3. Validation

As mentioned in Section 1, there is an analytical solution for the 2D Ising model in the limit of infinite volume that shows the presence of an order–disorder phase transition such that the magnetization is 0 for  $T > T_c$  whereas it is equal to:


$$(1 - [\sinh(2J/T)]^{-4})^{\frac{1}{8}} \tag{7}$$

**Table 5**Weak (top) and strong (bottom) scaling of the basic and tensor core implementations measured using up to 16 V100-SXM GPUs in a DGX-2 system. Results reported in flips/ns.

No. of GPUs	Lattice size	Basic (Python)	Tensor core
1	$(640 \times 128) \times (640 \times 128)$	43.488	38.747
2	$(1280 \times 128) \times (640 \times 128)$	82.447	77.492
4	$(1280 \times 128) \times (1280 \times 128)$	164.352	154.980
8	$(2560 \times 128) \times (1280 \times 128)$	327.136	309.918
16	$(2560 \times 128) \times (2560 \times 128)$	648.254	619.520
1		43.481	38.752
2		83.146	78.104
4	$(640 \times 128) \times (640 \times 128)$	165.793	156.676
8		330.258	313.077
16		650.543	602.083



**Fig. 5.** Steady state magnetization measures obtained with the multi-spin code for lattice sizes  $512^2$ ,  $1024^2$ ,  $2048^2$ , and  $4096^2$ . The solid vertical line marks the critical temperature value  $T_c = 2.269185$ .



**Fig. 6.** Binder parameter obtained with the multi-spin code for lattice sizes  $512^2$ ,  $1024^2$ ,  $2048^2$ , and  $4096^2$  running for, respectively, 16M, 64M, 256M, and 1B update steps.

for  $T < T_c$ . The condition for determining the critical temperature  $T_c$  at which the phase transition occurs is  $(\tanh(2J/T_c))^2 = 1$ , corresponding to  $T_c = 2.269185J$ . To verify the accuracy of our optimized code for the simulation of the 2D Ising model, we carried out a set of tests for different temperatures and lattice sizes comparing the results of simulated magnetization with the corresponding (*i.e.*, for the same temperature) values of Eq. (7).

Fig. 5 shows the simulated magnetization with respect to the temperatures along with the values of the analytical expression (7). Another interesting quantity is the so-called Binder parameter or Binder cumulant [22] corresponding to the kurtosis of the order parameter (*i.e.*, the magnetization). The Binder parameter  $U_I$  can be computed as

$$U_L = 1 - \frac{\langle m^4 \rangle_L}{(\langle m^2 \rangle)_L^2}$$

This parameter makes it possible to accurately determine phase transition points in numerical simulations of various spin models. The phase transition point may be identified comparing the behavior of U as a function of the temperature for different values of the system size L. The critical temperature corresponds to the point where the curves for different values of L cross. Our measures of the Binder parameter are reported in Fig. 6 for the same lattice sizes used for the magnetization. As expected they show a phase transition occurring at the critical temperature  $T_c$ . Although these measures confirm the accuracy of the simulations using our implementation, we found other interesting effects on large systems (e.g., for L > 1024) that deserve an in-depth analysis. In particular we observed that in some runs, the time (measured as number of lattice sweeps of the Metropolis algorithm) required to reach the steady state is much larger than expected (far from the critical temperature, it should be  $\sim L^2$ ). In those cases, spins tend to organize into bands (horizontal, vertical or even diagonal), remaining in those meta-stable states for very long times. We plan to study that phenomenon in a forthcoming paper.

#### 6. Conclusions

We have presented several implementations of the 2D Ising model using a variety of approaches. All the implementations are accurate, fast and scale very well to multi-GPU configurations. We discussed some of the limitations of the basic and tensor core approaches outlined, however, found that all outperformed results on TPU systems [10]. Our optimized implementation achieves state-of-the-art performance and compares favorably to custom FPGA solutions [11].

These codes can be easily extended to simulate other models for which there are no analytical solutions, for instance a 2D Ising spin glass model. This is true even for the highly optimized implementation described in Section 3.3. Some performance degradation is expected since additional data must be read from global memory (e.g., the coupling between each pair of spins that is no longer the same for each pair of neighbors) but we expect any loss in performance to be well below 50% since the number of write operations to memory and the generation of random numbers does not change. The current code can be immediately used for studying the dynamics of the classic (i.e., ferromagnetic) Ising model simulated with the Metropolis algorithm.

The different versions of the code are available at http://github.com/NVIDIA/ising-gpu.

### **Declaration of competing interest**

The authors declare the following financial interests/personal relationships which may be considered as potential competing interests: The authors Joshua Romero, Mauro Bisson, and Massimiliano Fatica are employees of NVIDIA Corporation.

## Acknowledgments

We would like to thank Profs. Giorgio Parisi, Enzo Marinari and Federico Ricci-Tersenghi from the University of Rome "Sapienza" for useful discussions about the convergence properties of the Ising model on large lattices.

#### References

- [1] Nvidia CUDA, https://developer.nvidia.com/cuda-zone.
- [2] OpenACC, https://www.openacc.org/.
- [3] OpenMP, https://www.openmp.org/.
- [4] NVLink and NVSwitch, https://www.nvidia.com/en-us/data-center/nvlink/.
- [5] E. Ising, Z. Phys. XXXI (1925).
- [6] N. Metropolis, A.W. Rosenbluth, M.N. Rosenbluth, A.H. Teller, E. Teller, J. Chem. Phys. 21 (6) (1953) 1087–1092.
- [7] U. Wolff, Phys. Rev. Lett. 62 (1989) 361.
- [8] M. Bernaschi, M. Fatica, G. Parisi, L. Parisi, Comput. Phys. Comm. 183 (2012).
- [9] L. Onsager, Phys. Rev. Ser. II 65 (3-4) (1944) 117-149.
- [10] Kun Yang, Yi-Fan Chen, Georgios Roumpos, Chris Colby, John Anderson, Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, SC '19, 2019.
- [11] F. Ortega-Zamorano, M.A. Montemurro, S.A. Cannas, J.M. Jerez, L. Franco, IEEE Trans. Parallel Distrib. Syst. 27 (9) (2016) 2618–2627.

- [12] T. Preis, P. Virnau, W. Paul, Schneider, J. Comput. Phys. 228 (12) (2009) 4468–4477.
- [13] B. Block, P. Virnau, T. Preis, Comput. Phys. Comm. 181 (9) (2010) 1549–1556.
- [14] M. Weigel, J. Comput. Phys. 231 (2012) 3064-3082.
- [15] Baity-Jesi, et al., Comput. Phys. Comm. 185 (2014) 550-559.
- [16] S. K. Lam, A. Pitrou Antoine, S. Seibert, Proceedings of the Second Workshop on the LLVM Compiler Infrastructure in HPC, November, 2015, 15–15, Austin, Texas, p. 1–6.
- [17] cuRAND Library, http://docs.nvidia.com/cuda/curand.
- [18] R. Okuta, Y. Unno, D. Nishino, S. Hido, C. Loomis, Proceedings of Workshop on Machine Learning Systems (LearningSys) in The Thirty-first Annual Conference on Neural Information Processing Systems, 2017.
- [19] cuBLAS Library, http://docs.nvidia.com/cuda/cublas.
- [20] L. Jacobs, C. Rebbi, J. Comput. Phys. 41 (1) (1981) 203-210.
- [21] NVIDIA DGX-2, https://www.nvidia.com/en-us/data-center/dgx-2/.
- [22] K. Binder, Phys. Rev. Lett. 47 (1981) 693.