

LITIX™ Interior

Features

- 32-bit Arm® Cortex®-M23 core
 - One clock per machine cycle architecture
 - Single cycle multiplier
 - Hardware divider
- · On-chip memory
 - 32 kB Flash (including 1000 TP memory)
 - 576 Bytes 1000TP memory
 - 3 kB SRAM
 - 16 kB Boot ROM for startup firmware and Flash routines
- On-chip oscillator and on-chip debug support via 2-wire SWD

Potential applications


- · Three channel LED driver for interior lighting with LIN interface
- Contour lighting using a single light source with constant or slowly changing light patterns
- Functional and switch illumination
- · Surface lighting requiring single LED

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100, Grade 1.

Description

The TLD4020-3ET is a 3 channel device with integrated and protected output stages. It is designed to control RGB LEDs with a current up to 50 mA as linear current sink (LCS). The power stages can be configured in parallel for higher load currents. Each individual power output stage is configurable via a 5-bit current set value. In total 3 independent and individual PWM configurations can be set. A LIN interface is used for programming (via bootloader), control and diagnostic feedback.



Product type	Package	Marking
TLD4020-3ET	PG-TFDSO-16	_









Target datasheet





Table of contents

	Table of contents	2
1	Product description	5
1.1	Product summary	5
1.2	Additional features	5
2	Block diagram and terms	6
3	Pin configuration	8
4	General product characteristics	10
4.1	Absolute maximum ratings	10
4.2	Functional range	11
4.3	Thermal resistance	12
5	Power management unit (PMU)	13
5.1	Features overview	13
5.2	Block diagram	13
5.3	Voltage supply generation	13
5.3.1	VDDC 1V5 Source	13
5.3.2	VS undervoltage monitor	13
5.4	Watchdog	14
5.5	System state control	14
5.5.1	PMU system modes overview	. 14
5.5.2	PMU mode transitions	15
5.6	Reset management	15
5.7	Wake-up management	15
5.8	Data retention registers	. 15
5.9	Electrical characteristics PMU	15
5.9.1	PMU operating conditions	. 16
5.9.2	Current consumption	16
5.9.3	VDDC linear regulator	17
5.9.4	VDDP linear regulator	18
5.9.5	Power supply DC specification	18
5.9.6	Watchdog	18
5.9.7	System state control	. 19
6	System control unit (SCU)	20
6.1	Clock control	20
6.1.1	Clock source inputs	. 20
6.1.2	Clock generation	20
6.2	Peripheral control	. 21
6.3	Interrupt control	21
6.4	Electrical characteristics SCU	21

TLD4020-3ET

Target datasheet

infineon

Table of contents

17	Revision history	47
16	Package dimensions	46
15	Timer2	45
14.3	Electrical characteristics	40
14.2	Auto-addressing	38
14.1	Features	37
14	LIN transceiver	37
13	UART	36
12.3	Electrical characteristics	34
12.2	Output stage protection	33
12.1	PWM Generator	
12	Power stage	32
11.5	Electrical characteristics	31
11.4	LED forward voltage measurement	30
11.3	Supply monitoring	30
11.2	ADC	
11.1	DTS	
11	Measurement unit	
10.1	Electrical characteristics	
10	General purpose input / output (GPIO)	
9.2 9.3	Electrical characteristics	
9.1.2 9.2	SRAM	
9.1.1 9.1.2	Flash programming	
9.1	NVM	
9	Memory system	
8.3	Arm [®] Cortex [®] Core	
8.2	Block diagram	
8.1	Features overview	
8	Microcontroller subsystem (MCU)	
7.3	Electrical characteristics clock sources	
7.2	Block diagram	
7.1	Features overview	
7	Clock sources	
6.4.3	Peripheral control	22
6.4.2	Clock monitoring	22
6.4.1	Clock control	22

TLD4020-3ET

Target datasheet



Table of contents

Disclaimer	51
------------	----

Target datasheet

1 Product description



1 Product description

1.1 Product summary

Table 1 Product summary

Parameter	Symbol	Values
Power supply operating voltage	V _{S(OP)}	5.5 V 29 V
Maximum output voltage	V _{OUT_max}	35 V
Nominal load current (Linear current sink)	I _{L_nom}	50 mA, V _s = 13.5 V
Output current accuracy $T_J = 25^{\circ}\text{C}$	A _{IOUT_25}	±5%
Minimum dropout voltage	$V_{\mathrm{DR,all}}$	1.2 V, I _{OUT} ≥ 90% of 50 mA

1.2 Additional features

- Optimized for electromagnetic compatibility (EMC)
- Optimized for low electromagnetic emission (EME)
- Optimized for high immunity against electromagnetic interference (EMI)
- Green product (RoHS compliant)
- Automotive temperature range of -40°C to 125°C
- One full duplex serial interface (UART), with LIN support
- One ISO 17987 series LIN transceiver
- LIN bootstrap loader to program the flash via LIN (LIN BSL)
- Three integrated low-side current sinks
- 11-bit differential A/D converter
- Integrated 10-bit digital temperature sensor (DTS)

Target datasheet

2 Block diagram and terms



2 Block diagram and terms




Figure 1 Block diagram of TLD4020-3ET




Figure 2 Application block diagram (simplified)

Target datasheet

2 Block diagram and terms






Figure 3 Terms and definitions

OUTn: n denotes the channel number from 0 to 2 GPIOn: n denotes the GPIO number from 0 to 1

Target datasheet

3 Pin configuration



3 Pin configuration




Figure 4 Pin configuration

Table 2 Pin definitions and functions

Symbol	Function
VS	Power supply voltage
	Battery supply input
NC	Not connected
GND	Ground
	Ground potential. Connect externally close to the chip
NC	Not connected
LIN_M	LIN master
	LIN connection towards direction of the master device
LIN_S	LIN slave
	LIN connection away from master device
GPIO0	GPIO
	Can be used for voltage measurements or as general-purpose input/output. Can be used as a wake-up source from sleep mode
GPIO1/SWCLK	GPIO/SWD clock
	Can be used for voltage measurements or as general-purpose input/output. Can be used as a wake-up source from sleep mode.
	Serial Wire Debug clock
SWIO/TMS	SWD IO/TMS
	Serial Wire Debug input/output
	Test mode select input
NC	Not connected
OUT0OUT2	Output channel
	Open-drain linear current sink. Connect to the target load
	VS NC GND NC LIN_M LIN_S GPI00 GPI01/SWCLK SWIO/TMS

(table continues...)

TLD4020-3ET

Target datasheet

infineon

3 Pin configuration

Table 2 (continued) Pin definitions and functions

Pin	Symbol	Function
_	EP	Exposed pad
		Connect to external heat spreading Cu area connected to electrical GND. Recommendation is to use the GND layer of a PCB with thermal vias. The exposed pad does not replace the electrical GND pin

Target datasheet

4 General product characteristics



4 General product characteristics

4.1 Absolute maximum ratings

Table 3 Absolute maximum ratings

 T_J = -40°C to +150°C; all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified).

Parameter	Symbol		Values		Unit	Note or condition	P-	
		Min.	Min. Typ.				Number	
Supply pins	1			-				
Power supply voltage	V _S	-0.3	_	29	V	_	PRQ-142	
Power supply load dump voltage	$V_{S(LD)}$	-	-	35	V	Suppressed load dump acc. to ISO16750-2 (2010). $R_i = 2 \Omega$	PRQ-143	
Output pins								
Power output voltage	V _{OUT}	-0.3	_	35	V	_	PRQ-896	
Power output current	I _{OUT}	0	_	56.65	mA	-	PRQ-495	
GPIO pins	1			'				
Voltage at pin GPIO0, GPIO1	V _{IO}	-0.3	-	5.5	V	-	PRQ-898	
Current at pin GPIO0, GPIO1	I _{IO}	0	-	2	mA	-	PRQ-497	
LIN	1			-				
Voltage at pin LIN_M, LIN_S	V _{BUS}	-27	-	35	V	-	PRQ-1138	
Temperatures	1							
Junction temperature	T_{J}	-40	_	150	°C	_	PRQ-144	
Ambient temperature	T_{A}	-40	_	125	°C	-	PRQ-145	
ESD susceptibility	1			-				
ESD susceptibility all pins (HBM)	V _{ESD(HBM)}	-2	_	2	kV	ESD susceptibility, Human Body Model "HBM" according to AEC Q100-002	PRQ-150	
ESD susceptibility LIN vs GND (HBM)	V _{ESD(HBM)}	-8	_	8	kV	ESD susceptibility, Human Body Model "HBM" according to AEC Q100-002	PRQ-151	
ESD susceptibility all pins (CDM)	V _{ESD(CDM)}	-500	-	500	V	ESD susceptibility, Charged Device Model "CDM" according to AEC Q100-011 Rev D	PRQ-152	

(table continues...)

Target datasheet

4 General product characteristics



Table 3 (continued) Absolute maximum ratings

 T_J = -40°C to +150°C; all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified).

Parameter	Symbol Values				Unit	Note or condition	P-	
		Min.	Тур.	Max.			Number	
ESD susceptibility corner pins (CDM)	V _{ESD(CDM)_CR}	-750	-	750	V	ESD susceptibility, Charged Device Model "CDM" according to AEC Q100-011 Rev D	PRQ-153	

Note:

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Functional range

Table 4 Functional range

 T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified).

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Supply pins		·			•		
Supply voltage at VS	V_{S}	5.5	13.5	29	V	_	PRQ-162
Supply voltage for LIN transceiver	V_{S_LIN}	5.5	13.5	18	V	-	PRQ-967
VS capacitor range	C _{VS}	2	_	_	μF	X7R	PRQ-164
Temperatures					•		
Junction temperature	TJ	-40	_	150	°C	-	PRQ-529
Power stage pins						·	
Output voltage operating range	V _{OUT(OP)}	0	_	29	V	-	PRQ-897
Output current per channel	I _{OUT}	0	_	51.5	mA	-	PRQ-532
Output capacitor range	C _{OUT}	0	_	10	nF	-	PRQ-534
Output inductance range	L _{OUT}	0	_	0.5	μН	C _{OUT} < 10 nF	PRQ-536

TLD4020-3ET

Target datasheet

4 General product characteristics



4.3 Thermal resistance

Table 5 Thermal resistance

Parameter	Symbol	Symbol Values			Unit	Note or condition	P-	
		Min.	Тур.	Max.			Number	
Thermal resistance junction to top	Ψ_{JTOP}	-	30	35	K/W	1)	PRQ-538	
Thermal resistance junction to soldering point	R _{thJSP}	_	30	-	K/W	¹⁾ Simulated at exposed pad	PRQ-539	
Thermal resistance junction to ambient	R _{thJA}	-	70	-	K/W	1)	PRQ-1125	

¹⁾ Specified by design, not subject to production test

Note:

Specified $R_{\rm th}$ values are according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; the product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μ m Cu, 2 x 35 μ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer. Simulation done at $T_{\rm AMB}$ = 85°C with all channels on, $P_{\rm DISSIPATION}$ = 1.5 W and a homogeneous temperature distribution across the device.

Target datasheet

5 Power management unit (PMU)



5 Power management unit (PMU)

5.1 Features overview

- Power management control with diagnosis
- System mode control (startup, sleep, active, and failsleep in case of severe system failures)
- Wake configuration and management
- Reset management according to the system modes
- Windowed watchdog providing a highly reliable and safe way to recover from software or hardware failures
- Configurable with SFRs. Supports error condition signaling to the MCU via interrupt
- Data retention registers available in all PMU modes
- Immune to ISO pulses. Compliant with the LV124 specification

5.2 Block diagram




Figure 5 PMU block diagram

5.3 Voltage supply generation

5.3.1 VDDC 1V5 Source

As soon as the VDDC supply voltage is under $V_{\text{DDCUVFALL}}$ for more than 1 µs (nominal) a VDDC undervoltage event is detected. The VDDC undervoltage is requesting a reset and it is reported via a status register.

Similar to the VDDC undervoltage, as soon as the VDDC supply voltage is above $V_{\rm DDCOVRISE}$ for more than 2 μ s (nominal) a VDDC overvoltage event is detected. The VDDC overvoltage is requesting an interrupt and it is reported via a status register.

5.3.2 VS undervoltage monitor

As soon as the VS supply voltage is under V_{SUV} for more than 1 µs (nominal) a VS undervoltage event is detected. The VS undervoltage is requesting a reset and it is reported via a status register.

Target datasheet

5 Power management unit (PMU)



5.4 Watchdog

A window watchdog mechanism is available to safeguard user software timing.

The incorrect servicing of the watchdog triggers a reset which is reported in a status register. After five times consecutive incorrect services a failsleep is entered.

The watchdog is serviced by toggling a trigger bit.

The watchdog is clocked with a clock source independent of the system clock.

The watchdog period is programmable.

5.5 System state control

5.5.1 PMU system modes overview

The device has the following operating modes:

- unsupplied (reset)
- startup
- active
- sleep
- failsleep




Figure 6 Power mode state diagram

Target datasheet

5 Power management unit (PMU)



5.5.2 PMU mode transitions

Table 6 Power mode transitions

From\To	unsupplied	startup	active	sleep	failsleep
unsupplied	_	e_startup	_	_	-
startup	e_unsupplied	_	e_startup2active	_	e_startup2failsleep
active	e_unsupplied	_	_	e_active2sleep	e_active2failsleep
sleep	e_unsupplied	e_sleep2startup	_	_	-
failsleep	e_unsupplied	e_failsleep2startup	_	_	-

Table 7 Power mode transition conditions

Transition	Condition
e_unsupplied	Power supply voltage $V_S < V_{S_PD}$
e_startup	Power supply voltage $V_S > V_{S(min)}$
e_sleep2startup	Wake-up event occurred
e_failsleep2startup	The failure is not permanent
	AND a wake-up event occurred
e_startup2active	Internal supplies are stable
e_active2sleep	Sleep request by CPU
e_startup2failsleep	Unrecoverable hardware fault detected
e_active2failsleep	Five consecutive watchdog timeout events occurred
	OR unrecoverable hardware fault detected

5.6 Reset management

The PMU provides register for inspecting the reset sources allowing to determine the reason for the last reset. This register can be cleared by the user software only.

5.7 Wake-up management

The PMU accepts wake-up requests from the following sources:

- LIN
- GPIO

5.8 Data retention registers

The PMU provides dedicated registers to store 96 bits of data. The content is retained in all the PMU operation modes except unsupplied mode.

5.9 Electrical characteristics PMU

Target datasheet

5 Power management unit (PMU)



5.9.1 PMU operating conditions

Table 8 PMU operating conditions

 V_S = 5.5 V to 29 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Input voltage	V _S	5.5	13.5	29	V	-	PRQ-2871
Input capacitor	C _{VS}	2	_	_	μF	1) 2) 3)	PRQ-2872
Power supply undervoltage monitor	V _{SUV_MON}	4.8	_	5.5	V	V _S voltage falling	PRQ-2853
Power-down voltage	V _{S_PD}	_	_	3.6	V	V _S voltage falling	PRQ-479

¹⁾ Ceramic capacitor is recommended

5.9.2 Current consumption

Table 9 Current consumption

 V_S = 5.5 V to 29 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol	ymbol Values Unit Note or cond	Note or condition	P-			
		Min.	Тур.	Max.			Number
Active mode current consumption	/vs(active)	-	12	15	mA	Active mode: SYS0_CLK = 40 MHz, CPU_CLK = 20 MHz. MCU executing code from NVM, MCU subsystem only, all other external peripherals disabled	PRQ-481
Active mode current consumption at reduced frequency	I _{VS(ACTIVE)}	-	1.5	2	mA	Active mode, slow-down operation: SYSO_CLK = CPU_CLK = 1 MHz. MCU executing code from NVM, MCU subsystem only, all other external peripherals disabled	PRQ-2890

(table continues...)

²⁾ When DC voltage is applied to a ceramic capacitor, the effective capacitance is reduced due to DC bias effect. The table above therefore lists the minimum value as capacitance. In order to meet the minimum capacitance requirement, the nominal value of the capacitor may have to be scaled accordingly to take the drop of capacitance into account for a given DC voltage at the outputs of regulators.

³⁾ Specified by design, not subject to production test

Target datasheet

5 Power management unit (PMU)



Table 9 (continued) Current consumption

 $V_S = 5.5 \text{ V}$ to 29 V, $T_J = -40 ^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: $V_S = 13.5 \text{ V}$, $T_J = 25 ^{\circ}\text{C}$

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Idle mode current consumption	I _{VS(IDLE)}	-	10	12	mA	Idle mode operation: SYSO_CLK = 40 MHz. CPU_CLK = stopped. No DMA, bus system stopped. MCU idle. MCU subsystem only, all other external peripherals disabled	PRQ-2891
Sleep mode current consumption	I _{VS(SLEEP)}	_	20	30	μΑ	T_J = -40°C to 85°C; V_S = 7.3 V to 18 V; sleep mode; V_{BUS} = V_{BUS_REC}	PRQ-480
Sleep mode current consumption	I _{VS(SLEEP)}	-	150	200	μΑ	T_J = -40°C to 85°C V_S = 3.6 V to 7.3 V sleep mode	PRQ-2893
Failsleep mode current consumption	I _{VS(SLEEP)}	-	20	30	μΑ	T_J = -40°C to 85°C failsleep mode V_S = 7.3 V to 18 V	PRQ-2894

5.9.3 VDDC linear regulator

Table 10 VDDC linear regulator

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
VDDC DC voltage	V_{DDC}	1.4	1.5	1.6	V	$V_{\rm S} \ge V_{\rm S_EXT(min)}$	PRQ-2897
VDDC monitor undervoltage falling threshold	V _{VDDCUVFALL}	1.2	1.25	1.3	V	-	PRQ-2898
VDDC monitor overvoltage rising threshold	V _{VDDCOVRISE}	1.65	1.72	1.79	V	-	PRQ-2900
VDDC monitor overvoltage hysteresis	V _{VDDCOVHYS}	20	30	40	mV	1)	PRQ-2901
VDDC monitor undervoltage hysteresis	V _{VDDCUVHYS}	20	30	40	mV	1)	PRQ-2903

TLD4020-3ET

Target datasheet

5 Power management unit (PMU)



1) Specified by design, not subject to production test

5.9.4 VDDP linear regulator

Table 11 VDDP linear regulator

 V_S = 5.5 V to 29 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol	Values		Unit	Note or condition	P-	
		Min.	Тур.	Max.			Number
VDDP DC output voltage	V_{VDDP}	4.75	5.0	5.25	V	-	PRQ-2904
VDDP monitor undervoltage hysteresis	V _{VDDPUVHYS}	250	300	350	mV	1)	PRQ-2906

¹⁾ Specified by design, not subject to production test

5.9.5 Power supply DC specification

Table 12 Power supply DC specification

 V_S = 5.5 V to 29 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Power-up voltage	V _{S_PU}	-	_	4.7	V	V _S voltage rising	PRQ-921

5.9.6 Watchdog

Table 13 Watchdog

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Watchdog timer clock period	t _{WDTCLK}	40	50	60	ns	1)	PRQ-2953
Long open window (LOW) duration	t_{LOW}	160	200	240	ms	1)	PRQ-2310
Short open window (SOW) duration	t _{SOW}	24	30	36	ms	1)	PRQ-2311

¹⁾ Specified by design, not subject to production test

TLD4020-3ET

Target datasheet

5 Power management unit (PMU)



5.9.7 System state control

Table 14 System state control

Parameter	Symbol		Values		Unit	Note or condition	n P-
		Min.	Тур.	Max.			Number
Unsupplied to active mode	t _{UNSUP2ACT}	-	-	2.5	ms	Time power-up event to first instruction execution in user software or BSL ready	PRQ-2474
Active to sleep mode	t _{ACTIVE2SLEEP}	_	_	250	μs	Triggered by WFE command	PRQ-835
Sleep to active mode	t _{SLP2ACT}	_	-	2.5	ms	Triggered by a wake-up event	PRQ-2316
Failsleep to active mode	t _{FSLP2ACT}	-	-	2.5	ms	Triggered by wake-up event	PRQ-2318

Target datasheet

6 System control unit (SCU)



6 System control unit (SCU)

- The SCU provides a flexible clock management
- The SCU synchronizes the reset signals
- The SCU provides interrupt mapping features
- The SCU provides power control for load stepping

6.1 Clock control




Figure 7 Clock generation

The SCU is able to select a configurable input clock source for SYSO_CLK.

6.1.1 Clock source inputs

The following clock sources can be selected:

- Clock source 0 with a frequency of f_{CLKSRCO}
- Clock source 1 which is generated from clock source 0 by a P/Q divider

6.1.2 Clock generation

The SCU generates clock NVM_CLK for the NVM from SYSO_CLK.

The SCU generates clock CPU_CLK for the CPU subsystem from SYSO_CLK.

The SCU generates clock FILT_CLK from SYS0_CLK. The selected input clock source and 1/N divider setting must ensure that the FILT_CLK frequency is within the range of f_{FILT} CLK.

The frequency *f* of clocks generated from system clock SYSn_CLK is done via individual 1/N dividers according to the following formula:

$$f = \frac{f_{\text{SYSn_CLK}}}{N} \tag{1}$$

Unless otherwise specified, the programmable values for N are listed in Table 15.



6 System control unit (SCU)

Table 15	Programmable 1/N scaling values
Scaling value	
1	
2	
3	
4	
6	
8	
16	
20	
Table 16	Programmable 1/N scaling values for NVM_CLK
Scaling value	
1	
2	

The SCU generates clock SYSTICK_CLK from CLKSRC0 as input for the CPU. The SYSTICK_CLK frequency f_{SYSTICK} CLK is configurable via a dedicated 1/N divider according to the following formula:

$$f_{\text{SYSTICK_CLK}} = \frac{f_{\text{CLKSRC0}}}{N}$$
 (2)

The programmable values for N are from 1 to 511.

Peripheral control 6.2

Peripheral control performs power-up/power-down sequencing for individual peripherals according to power steps limits of the supply system. The power-up/power-down time for individual modules is t_{POWSEO} .

Idle mode and sleep mode entry sequence is applied upon POWAVE REQ mode request input signal from CPU.

The POWAVE REQ is triggered with Arm Cortex - M sleep mode request with WFE/WFI instruction.

The selection between idle mode and sleep mode is performed with a dedicated register in SCU.

The default is idle mode.

6.3 **Interrupt control**

The interrupt control collects the interrupt sources of the peripherals and maps to the CPU input vector using configuration registers.

Electrical characteristics SCU 6.4

Target datasheet

6 System control unit (SCU)



6.4.1 Clock control

Table 17 Electrical characteristics

 V_S = 5.5 V to 29 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
SYS0_CLK frequency	f _{SYS0_CLK}	39.6	40	40.6	MHz	-	PRQ-2471
Filter clock frequency	f_{FILT_CLK}	1.9	2	2.1	MHz	To be ensured by user configuration ¹⁾	PRQ-3103

It must be ensured that the frequency resulting from combined configuration of SYSO_CLK and relevant 1/N clock divider lies within the specified range

6.4.2 Clock monitoring

Table 18 Electrical characteristics clock monitoring

 V_S = 5.5 V to 29 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol		Values			Note or condition	P-
		Min.	Тур.	Max.			Number
Reference clock (REFCLK) failure detection time	t _{REFCLKFD}	11	14	17	μs	Timing is referred to the master clock (MCLK) 1)	PRQ-2971
Master clock (MCLK) watchdog timeout to device reset time	t _{M_CLKLOSS}	25	30	35	μs	Timing is referred to the standby clock (REFCLK) 1)	PRQ-3119

¹⁾ Specified by design, not subject to production test

6.4.3 Peripheral control

Table 19 Electrical characteristics peripheral control

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Peripheral control sequencing time	t _{POWSEQ}	_	_	0.2	ms	-	PRQ-2347

Target datasheet

7 Clock sources



7 Clock sources

7.1 Features overview

The master clock (MCLK) is always on, in active mode. It has following use cases:

- Clock source for filters within the PMU
- Clock source for the watchdog timer (WDT)

The device features clock source 0 with a frequency of $f_{CLKSRC0}$.

Clock source 1 is generated from clock source 0 with a P/Q divider according to the following formula:

$$f_{\text{CLKSRC1}} = \frac{P}{Q} \times f_{\text{CLKSRC0}}$$
 (3)

The allowed range for P and Q is 1 to 1023, whereby P/Q has to be ≤ 1 .

7.2 Block diagram




Figure 8 Internal clock sources

7.3 Electrical characteristics clock sources

Table 20 Electrical characteristics

Parameter	Symbol	Symbol Values				Note or condition	P-
		Min.	Тур.	Max.			Number
Clock source 0 frequency	f _{CLKSRC0}	39.4	40	40.6	MHz	<i>T</i> _J ≤ 150°C	PRQ-2828
Master clock frequency	f_{MCLK}	17	20	23	MHz	_	PRQ-482
Reference clock frequency	f_{REFCLK}	85	100	115	kHz	-	PRQ-3132

Target datasheet

8 Microcontroller subsystem (MCU)



8 Microcontroller subsystem (MCU)

8.1 Features overview

- Arm Cortex -M23 core
- Arm v8-M architecture
- Arm Thumb + Thumb 2 instruction set
- Fast multiply (one cycle)
- Debug access through debug access port (DAP) via serial wire debug (SWD) connection
- Halt after reset (HAR) support
- · The debug access can be disabled
- Four hardware breakpoints
- Four data watchpoints
- ARM® AMBA® 5 AHB interface for code, data, debug and peripheral transactions
- 32 external interrupt inputs, each with four levels of priority
- The system timer (SYSTICK) can be used as general purpose timer, for example, for periodic operating system tick. The SYSTICK event can request an exception at the NVIC. The SYSTICK has following features:
 - 24-bit down counting timer
 - Auto-reload from programmable reload value
 - Selectable clock source
 - CPU exception (system tick)
- Secure usage is programmable

8.2 Block diagram




Figure 9 MCU block diagram

8.3 Arm[®] Cortex[®] Core

The device integrates a processor with following feature set:

Target datasheet

8 Microcontroller subsystem (MCU)



- Arm® Cortex®-M23 core
- Arm®v8-M architecture
- Thumb® + Thumb® 2 instruction set
- SysTick timer
- Hardware divider
- Hardware multiplier

The device integrates a nested vectored interrupt controller (NVIC) with following feature set:

- Configurable number of external interrupts
- Programmable interrupt priority levels
- Dynamic re-prioritization of interrupts

The CPU is connected to an advanced high-performance bus (AHB) as bus master.

The core provides a debug unit with following configuration options:

- Accessible via serial wire debug interface (SWD)
- CPU register can be read and write
- System memory access
- 4 hardware debug breakpoints
- Halt after reset (HAR)
- The debug unit can be disabled to avoid an unintended activation in the final application

The debug mechanism supports up to four data watchpoints.

Target datasheet

9 Memory system



9 Memory system

The memory subsystem provides

- Access to ROM, RAM, Flash and configuration sectors through the AHB interface
- MBIST for RAM
- MBIST for ROM
- Flash erase and program function

9.1 NVM

The flash has a hardware error correction.

9.1.1 Flash programming

The device offers means for the user to program the NVM.

9.1.2 Flash error correction (ECC)

The hardware error correction (ECC) can correct a single bit error and detect a double bit error (SECDET):

- In case a single bit error is detected, an error flag ECC1 is set
- In case a double bit error is detected, a warning flag ECC2 is set, an NMI can be requested

9.2 SRAM

The hardware error correction (ECC) can correct a single bit error and detect a double bit error (SECDET):

- In case a single bit error is detected an error flag ECC1 is set, an NMI can be requested
- In case a double bit error is detected a warning flag ECC2 is set, an NMI can be requested

9.3 Electrical characteristics

Table 21 Electrical characteristics

 V_S = 5.5 V to 29 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
BROM size	n_{BROM}	16	_	_	kB	_	PRQ-140
SRAM size	n _{SRAM}	3	_	_	kB	_	PRQ-137
Flash size	n _{FLASH}	32	_	_	kB	_	PRQ-139
1000TP size	n _{1000TP}	576	_	_	Byte	_	PRQ-141
Initial read access time	t_{RD}	_	_	75	ns	_	PRQ-2810
Write time per page	t_{WR}	_	3	3.5	ms	1)	PRQ-2811
Erase time per sector/	t_{ER}	4	4.5	_	ms	1)	PRQ-2813
Endurance	n_{ER}	1000	_	_	cycles	_	PRQ-147
Data retention	t_{RET}	20	50	_	years	_	PRQ-646
Minimum VS programming voltage	V _{VSPROG}	4.95	-	_	V	-	PRQ-3143

(table continues...)

TLD4020-3ET

Target datasheet

9 Memory system



Table 21 (continued) Electrical characteristics

 V_S = 5.5 V to 29 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number

1) Specified by design, not subject to production test

Target datasheet

10 General purpose input / output (GPIO)



10 General purpose input / output (GPIO)

The device provides two general purpose input/output pins GPIO0 and GPIO1. The GPIOs can be used as

- Open drain digital input/output for signaling
- Wake-up source from sleep mode
- Analog input connected to the internal ADC multiplexer for external measurements, for example external NTC/PTC measurements

The GPIOn pins integrate an internal pull-down function, where the pull-down current is defined by $I_{\rm IO-PD}$.

The pull-down current can be activated when the pin is configured as a digital input pin and is disabled if the pin is used as an analog input pin.

The GPIOs can be configured via register as analog input pins for external voltage measurements, for example for external NTC/PTC temperature measurements.

The pull-down function is disabled in case the GPIOn is configured as analog input pin.

10.1 Electrical characteristics

Table 22 Electrical characteristics

 $V_S = 5.5 \text{ V}$ to 29 V, $T_J = -40^{\circ}\text{C}$ to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: $V_S = 13.5 \text{ V}$, $T_J = 25^{\circ}\text{C}$

Parameter	Symbol		Values			Note or condition	P-
		Min.	Тур.	Max.			Number
General purpose input /	output						
IO low voltage	V _{IO_L}	0	_	0.8	V	-	PRQ-853
IO high voltage	V _{IO_H}	2.0	_	5.5	V	Internally clamped to \geq 5.5 V if the input current is $\leq I_{10}$ and pin is configured as input	PRQ-854
Analog input voltage range	V_{AIN}	0	_	4	V	-	PRQ-855
Digital input voltage range	V_{DIN}	0	_	5	V	-	PRQ-881
Input pull-down current	I _{IO_PD}	3	10	25	μА	V _{IO} = 5 V; configured as digital input	PRQ-856
Input leakage current	I _{IL}	-1	-	1	μΑ	V _{AIN} = 4 V; configured as analog input	PRQ-857
Output impedance	R _{IO}	1000	2000	3000	Ω	Configured as digital output low. V _{IO} = 0.4 V	PRQ-1131
Time for GPIO wake-up	t _{WK_IO}	30	-	150	μs	¹⁾ Including analog and digital filter time. Digital filter time can be adjusted via register.	PRQ-928

(table continues...)

TLD4020-3ET

Target datasheet

10 General purpose input / output (GPIO)



Table 22 (continued) Electrical characteristics

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Analog filter time for GPIO wake-up	t _{WK_IO_filter}	3	_	15	μs	1) An additional digital filter is required to achieve the required wake-up time	PRQ-929

¹⁾ Specified by design, not subject to production test

Target datasheet

11 Measurement unit



11 Measurement unit

- 11-bit ADC with 3 inputs allowing measurement of LED forward voltage
- 2 inputs for GPIO voltage measurement
- 10-bit digital temperature sensor (DTS) for monitoring the chip temperature
- 11-bit supply monitoring

11.1 DTS

The device has an 11-bit digital temperature sensor (DTS) integrated.

11.2 ADC

The device has a differential analog to digital converter integrated to measure LED forward voltages.

ADC measurements can be triggered by other IP blocks, such as the power stage.

11.3 Supply monitoring

The device provides an analog to digital conversion of V_S voltage measurement with a resolution of n_{VRES_Sup} . The device samples the V_S once per PWM period and stores the result in a VS result register. New data is signaled with a dedicated valid flag, which is reset after reading completion.

11.4 LED forward voltage measurement

The LED forward voltage measurements, performed by the ADC, follow a schedule that is configurable via registers. Schedule configuration consists of the following settings:

- A measurement start value per channel relative to the beginning of the PWM period and independent of the duty cycle configuration (i.e. possible during on and off period).
- A fixed sequential priority ranking in case of equal start values of multiple channels. Channel 0 has the highest priority.

To ensure a reliable measurement result, the time between output activation for each channel and its corresponding forward voltage measurement has to be at least $t_{\text{DIAG_DLY}}$ and the output has to be activated during the entire measurement.

The LED forward voltage measurements are performed in every PWM period. After measurements for all channels have been performed in the current PWM period, there are no further forward voltage measurements performed until the next PWM period.




Figure 10 LED forward voltage measurement configuration (sequence = OUT1, OUT0, OUT2)

Target datasheet

11 Measurement unit



The input gain for LED forward voltage measurements can be configured to k_{VF1} or k_{VF2} via register.

11.5 Electrical characteristics

Table 23 Electrical Characteristics

Parameter	Symbol		Values		Unit	Note or condition	P- Number
		Min.	Тур.	Max.			
ADC		·					
Conversion resolution	n _{VRES}	11	_	_	Bit	-	PRQ-900
Supply voltage conversion resolution	n _{VRES_Sup}	11	-	_	Bit	Full scale 20.067 V	PRQ-924
Differential nonlinearity error	DNL	-1	-	1	LSB	-	PRQ-902
Integral nonlinearity	INL	-2	_	2	LSB	-	PRQ-903
Offset	<i>ADC</i> _{offset}	-2	_	2	LSB	-	PRQ-904
Gain error	<i>ADC</i> _{gain}	-0.5	_	0.5	%	-	PRQ-905
Sampling rate	f_{S}	250	_	_	kS/s	1)	PRQ-906
Forward voltage measurement gain	k _{VF1}	_	1	_	_	Conversion range 0 V to 4 V	PRQ-2512
Forward voltage measurement gain	k _{VF2}	_	0.5	_	_	Conversion range 0-8 V	PRQ-2513
Forward voltage measurement timing	t _{DIAG_CHn}	0	-	PWM_M AX	-	1) Time in peripheral clock cycles. n = channel number	PRQ-955
DTS	-1				1	ı	
DTS absolute accuracy	A _{DTS_abs}	-7	_	+7	К	-	PRQ-913

Target datasheet

12 Power stage



12 Power stage

- Three open-drain linear current sink output power stages
- Three individually configurable start and stop PWM compare registers with 16-bit resolution to configure the duty cycle and phase shift
- One master PWM frequency f_{PWM}
- Output current individually configurable for each channel
- Parallel output operation
- Integrated thermal overload protection

The device integrates 3 output power stages.

The output stages sink an individually configurable current I_{OUT} according to the formula below, where n is a 5-bit value configurable via register.

$$I_{\text{OUT}} = 5 + 1.5 \times n \tag{4}$$

Up to all output stages can be used in parallel to achieve a higher output current without any dedicated configuration needs.

The power output stage provides an individual configurable normal and fast switching mode where the turn-on and turn-off timings are defined in PWM output timing and the timing definition is shown in Figure 11.

The normal switching mode is the default configuration and can be changed to fast-mode via registers.




Figure 11 Output stage timing definition

12.1 PWM Generator

The device operates each power output stage with a PWM function containing

- Individually configurable start and stop compare values per output channel
- One global PWM frequency

The PWM engine operates with one master PWM frequency defined by a period value PWM_MAX with resolution n_{PWM} and configurable via register. The PWM frequency is determined by the following formula.

$$f_{\text{PWM}} = \frac{f_{\text{SYS0_CLK}}}{n_{\text{PWM_PS}} \times (\text{PWM_MAX} + 1)}$$
 (5)

The following table lists some examples for PWM_MAX period values and the resulting PWM frequencies.

Target datasheet

12 Power stage



Table 24 PWM frequency examples ($f_{SYS0 CLK} = 40 MHz$)

n _{PWM_PS}	PWM_MAX	f_{PWM} in Hz
1	0xFFFF (16 bit)	610
1	0x7FFF (15 bit)	1220
2	0x3FFF (14 bit)	1220
2	0x1FFF (13 bit)	2440
4	0x0FFF (12 bit)	2440

The PWM engine provides a total of 3 individually configurable PWM phase shift values, one per output channel, configurable via register.

The PWM engine provides a total of 3 individually configurable PWM duty cycle values, one per output channel, configurable via register.

Duty cycle and phase shift of the output channels are controlled via the corresponding phase shift and duty cycle registers.

Updated phase shift and duty cycle values of a channel are applied to the power stages synchronously to the internal PWM period, that is, the power output duty cycle and phase shift change is seen the latest after one PWM period $(1/f_{PWM})$.




Figure 12 PWM output generation

12.2 Output stage protection

The output stage integrates an individual thermal overload protection.

The output stage turns off if the junction temperature exceeds $T_{J_SD_LCS}$ with a hysteresis of $\Delta T_{J_SD_LCS}$ and reports the thermal overload event in a fault register.

The output stage contains a configurable protection behavior for the thermal overload fault event. The protection behavior consists of two options, 1) synchronized latch off and 2) latch off.

- All output stages turn off after a thermal overload event if it is configured to 1) synchronized latch off. All output stages remains off as long as the dedicated fault register is not cleared via register AND T_J is lower than T_{J_SD_LCS} ΔT_{J_SD_LCS}.
- The output stage remains off after a thermal overload event if it is configured to 2) latch off, which is the default configuration. The output stage remains off as long as the dedicated fault register is not cleared via register AND T_{\perp} is lower than T_{\perp} SD LCS ΔT_{\perp} SD LCS.

TLD4020-3ET

Target datasheet

12 Power stage



The protection behavior can be configured globally via register.

The output stage integrates a short to ground detection.

The output stage of the corresponding channel is turned off if an external short to ground is detected and the fault event is reported in a fault register.

12.3 Electrical characteristics

Table 25 Electrical Characteristics

 V_S = 5.5 V to 29 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Leakage currents							
Output leakage current	I _{OUT-LEAK_85}	_	_	3	μΑ	<i>T</i> _J ≤ 85°C	PRQ-365
Output leakage current	I _{OUT-LEAK}	_	_	7	μΑ	<i>T</i> _J ≤ 150°C	PRQ-366
Output current accuracy	y and drop-o	ut voltage	2				
Output current accuracy	A _{IOUT_25}	-5	-	5	%	$T_{\rm J} \ge 25 ^{\circ} {\rm C};$ full scale range, where 5.0 mA $\le I_{\rm OUT} \le 51.5$ mA	PRQ-367
Output current accuracy	A _{IOUT}	-10	_	10	%	-40°C $\leq T_{\rm J} < 150$ °C; full scale range, where 5.0 mA $\leq I_{\rm OUT} \leq 51.5$ mA	PRQ-369
Output current channel matching	I _{OUTn,} I _{OUTn+1}	-5	_	5	%	(I _{OUTn} - I _{average})/I _{average} , full scale range, where 5.0 mA ≤ I _{OUT} ≤ 51.5 mA	PRQ-372
Drop out voltage - all channels active	$V_{\mathrm{DR,all}}$	1.2	-	-	V	$T_{\rm J} \le 105^{\circ}{\rm C}$, all channels active, $I_{\rm OUT} \ge 90\%$ of 51.5 mA	PRQ-376
PWM engine					-	-	
Number of PWM channels	n _{PWM_CH}	3	-	-	-	-	PRQ-379
PWM clock prescaler	n _{PWM_PS}	1	1	64	_	Integer value	PRQ-2796
PWM resolution	n_{PWM}	16	_	_	Bit	-	PRQ-381
PWM frequency	f_{PWM}	_	_	2500	Hz	1)	PRQ-2979
PWM frequency drift	f_{DRIFT}	-1	_	1	%	¹⁾ -20°C ≤ T _J < 125°C	PRQ-382
PWM output timing							
PWM turn on time (fast)	t _{ONfast}	_	300	900	ns	Fast switching mode; $I_{\text{OUT}} = 90\%$ of 30.0 mA; see Figure 11	PRQ-385

(table continues...)

Target datasheet

12 Power stage



Table 25 (continued) Electrical Characteristics

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
PWM turn off time (fast)	t _{OFFfast}	-	300	900	ns	Fast switching mode; $I_{OUT} = 10\%$ of 30.0 mA; see Figure 11	PRQ-393
PWM turn on time (normal)	t _{ONnormal}	15	20	25	μs	Normal switching mode, $I_{\text{OUT}} = 90\%$ of 51.5 mA, see Figure 11	PRQ-387
PWM turn off time (normal)	t _{OFFnormal}	15	20	25	μs	Normal switching mode; $I_{OUT} = 10\%$ of 51.5 mA; see Figure 11	PRQ-395
Current rise slew rate (normal)	dI/dt _{ON}	1.8	2.6	3.34	mA/μs	Normal switching mode, I _{OUT} rising from 10% to 90% of 51.5 mA, see Figure 11	PRQ-389
Current falling slew rate (normal)	dI/dt _{OFF}	-3.34	-2.6	-1.8	mA/µs	/ _{OUT} falling from 90% to 10% of 51.5 mA; see Figure 11	PRQ-391
Protection							
Thermal shutdown temperature	$T_{J_SD_LCS}$	165	175	200	°C	1)	PRQ-399
Thermal shutdown hysteresis	$\Delta T_{J_SD_LCS}$	5	10	15	K	1)	PRQ-400

¹⁾ Specified by design, not subject to production test

Target datasheet

13 UART



13 UART

- Full-duplex asynchronous modes
 - 8-bit data frames, LSB first
 - Fixed or variable baud rate
- Receive buffered (1 byte)
- Interrupt generation on the completion of a data transmission or reception
- Baud-rate generator with fractional divider for generating a wide range of baud rates, such as 9.6 kBaud, 19.2 kBaud, 115.2 kBaud, 250.4 kBaud
- LIN support: hardware logic for break and sync byte detection
- LIN support: connected to timer channel for synchronization to LIN baud rate (autobaud)

The following figure shows the standard UART byte field consisting of a start bit, eight data bits and one stop bit. This structure is the basis for data transfer between communication partners. The LSB of the data is transmitted first and the MSB last. The start bit is encoded as a low and the stop bit is encoded as a high bit.




Figure 13 UART byte field

The following baud rates can be configured via register:

Supported baud rates

- 2400
- 4800
- 9600
- 19 200
- 20 000
- 115 200
- 250 400

Target datasheet

14 LIN transceiver



14 LIN transceiver

The LIN module is a transceiver for the local interconnect network (LIN) compliant with the LIN2.2 standard, backward compatible to LIN1.3, LIN2.0 and LIN2.1. It operates as a bus driver between the protocol controller and the physical network. The LIN bus is a single wire, bi-directional bus typically used for in-vehicle networks, using baud rates between 2.4 kBaud and 20 kBaud. Additionally baud rates up to 250 kBaud are implemented.

The LIN module offers several different operation modes, including a LIN sleep mode and the LIN normal mode. The integrated slope control allows to use several data transmission rates with optimized EMC performance. For data transfer at the end of line, a flash mode up to 115 kBaud is implemented. This flash mode can be used for data transfer under special conditions for up to 250 kbit/s (in production environment, point-to-point communication with reduced wire length and limited supply voltage).

The device implements an LIN transceiver according to ISO 17987 series.

14.1 Features

General functional features

- Compliant to LIN2.2 standard, backward compatible to LIN1.3, LIN2.0 and LIN 2.1
- Compliant to SAE J2602 (slew rate, receiver hysteresis)

Special features

- Measurement of LIN master baudrate via Timer2
- LIN can be used as input/output with SFR bits
- TxD timeout feature (optional, on by default)
- Overcurrent limitation and overtemperature protection
- LIN module fully resettable via global enable bit

Operation modes features

- LIN sleep mode (LSLM)
- LIN receive-only mode (LROM)
- LIN normal mode (LNM)
- High voltage input/output mode (LHVIO)
- Auto-addressing SNPD and NAD via bus shunt method (BSM)

Slope modes features

- Normal slope mode (20 kbit/s)
- Low slope mode (10.4 kbit/s)
- Fast slope mode (62.5 kbit/s)
- Flash mode (115.2 kbit/s)

Wake-up features

• LIN bus wake-up. The wake-up happens on the falling edge of the LIN signal to allow wake-up and decoding of the same frame. It is also possible to enter the sleep mode with LIN dominant (caused by LIN shorted to GND, for example).

Target datasheet

14 LIN transceiver






Figure 14 LIN basic principle diagram

14.2 Auto-addressing

The device implements slave node position detection (SNDP) auto-addressing according to the bus shunt method (BSM).

The device performs the following steps in hardware, with the possibility to configure timing and effect reporting:

- Shunt voltage measurement
- Pull-up and current source configuration

Information about any errors as well as the success or failure of the SNPD must be accessible via register.

The decision whether the device is already addressed or not is based on a register flag that can only be modified by the user code.

38

Target datasheet

14 LIN transceiver






Figure 15 Bus shunt method flow chart

Target datasheet

14 LIN transceiver



14.3 Electrical characteristics

Table 26 Electrical Characteristic

 V_S = 5.5 V to 18 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Bus receiver interface					•		
Receiver threshold voltage, recessive to dominant edge	V_{th_dom}	0.4 × V _S	0.45 × V _S	0.53 × V _S	V	SAE J2602	PRQ-644
Receiver dominant state	V _{BUS_DOM}	-27	_	$0.4 \times V_{S}$	V	ISO 17987-4 (Param 17)	PRQ-645
Receiver threshold voltage, dominant to recessive edge	$V_{ m th_rec}$	0.47 × V _S	0.55 × V _S	0.6 × V _S	V	SAE J2602	PRQ-651
Receiver recessive state	V _{BUS_REC}	0.6 × V _S	_	1.15 × V _S	V	1) ISO 17987-4 (Param 18)	PRQ-652
Receiver center voltage	V _{BUS_CNT}	0.475 × V _S	0.5 × V _S	0.525 × V _S	V	²⁾ ISO 17987-4 (Param 19)	PRQ-653
Receiver hysteresis	ΔV_{HYS}	0.07 × V _S	0.12 × V _S	0.175 × V _S	V	³⁾ ISO 17987-4 (Param 20)	PRQ-654
Wake-up threshold voltage	V _{BUS_WK}	0.4 × V _S	0.5 × V _S	0.6 × V _S	V	-	PRQ-655
Bus transmitter interfac	e						
Bus recessive output voltage	V _{BUS_RO}	0.8 × V _S	_	V _S	V	V _{TXD} = high level	PRQ-657
Bus dominant output voltage	V _{BUS_DO}	-	_	2.1	V	$V_{\text{TxD}} = \text{low level};$ $R_{\text{BUS}} = 500 \ \Omega;$ $10 \ \text{V} < V_{\text{S}} \le 18 \ \text{V}$	PRQ-3095
Bus dominant output voltage low supply	V _{BUS_DO}	-	_	0.2 × V _S	V	$V_{\text{TxD}} = \text{low level};$ $R_{\text{BUS}} = 500 \ \Omega;$ $7.3 \ \text{V} \le V_{\text{S}} \le 10 \ \text{V}$	PRQ-3094
Bus dominant output voltage deep supply	V _{BUS_DO}	-	-	0.2 × V _S	V	V_{TXD} = low level; R_{BUS} = 500 Ω ; 5.5 V < V_S \leq 7.3 V	PRQ-3096
Bus short circuit current	I _{BUS_LIM}	40	130	190	mA	Current limitation for driver dominant state; V _{BUS} ≤ 18 V; ISO 17987-4 (Param 12)	PRQ-658
Leakage current löoss of ground (table continues)	I _{BUS_NO_GND}	-1000	-70	0	μΑ	V _S = 0 V; V _{BUS} = -12 V; ISO 17987-4 (Param 15)	PRQ-659

Target datasheet

14 LIN transceiver



Table 26 (continued) Electrical Characteristic

 V_S = 5.5 V to 18 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Leakage current loss of battery	I _{BUS_NO_BAT}	-	10	20	μА	V _S = 0 V; V _{BUS} = 18 V; ISO 17987-4 (Param 16)	PRQ-660
Leakage current driver off	I _{BUS_PAS_dom}	-1	_	_	mA	V _S = 18 V; V _{BUS} = 0 V; ISO 17987-4 (Param 13)	PRQ-661
Leakage current driver off	I _{BUS_PAS_rec}	-	_	20	μА	V _S = 8 V; V _{BUS} = 18 V; ISO 17987-4 (Param 14)	PRQ-662
Bus pull-up resistance	R _{SLAVE}	20	30	47	kΩ	Normal mode, also present in sleep mode; ISO 17987-4 (Param 26)	PRQ-663
Auto-addressing specifi	cations						
Pull-up current source	I _{SNPD}	0	_	7.7	mA	Configurable via register	PRQ-797
Shunt resistor	R _{SHUNT}	0.4	0.7	1.0	Ω	-	PRQ-799
Timing							
TXD dominant time out	$t_{TXD_LIN_TO}$	20	25	30	ms	$V_{TXD} = 0 \text{ V}$	PRQ-685
Dominant time for bus wake-up	t _{WK_BUS}	30	_	150	μs	4) Including analog and digital filter time. Digital filter time can be adjusted via register	PRQ-656
Dominant analog filter time for bus wake-up	t _{WK_BUS_filter}	3	-	15	μs	4) Analog filter time of transceiver. An additional digital filter is required to achieve the required wake-up time	PRQ-131
AC Characteristics			·	·			
Propagation delay bus dominant to RxD LOW	$t_{d(L)_{L}R}$	0.1	_	6	μs	⁴⁾ C _L = 20 pF; ISO 17987-4 (Param 31)	PRQ-664
Propagation delay bus recessive to RxD HIGH	t _{d(H)_R}	0.1	-	6	μs	⁴⁾ ISO 17987-4 (Param 31)	PRQ-665
Receiver delay symmetry	t _{sym_R}	-2	-	2	μs	$t_{\text{sym}_R} = t_{d(L)_R} - t_{d(H)_R}$; ISO 17987-4 (Param 32)	PRQ-666
AC Characteristics - Low	battery supp	oly					
Low ECU battery voltage input	V _{battECU_low}	6.5	_	8	V	5) 4)	PRQ-2973

Target datasheet

14 LIN transceiver



Table 26 (continued) Electrical Characteristic

 V_S = 5.5 V to 18 V, T_J = -40°C to +150°C, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: V_S = 13.5 V, T_J = 25°C

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Low IC battery voltage input	V _{battIC_low}	5.5	-	7	V	-	PRQ-2974
Duty cycle D1 at low battery supply	n _{D1_low}	0.396	-	-	-	$^{6)}$ Duty cycle 1 at low battery supply. $TH_{Rec(max)} = 0.665 \times V_{battlC_low};$ $TH_{Dom(max)} = 0.499 \times V_{battlC_low};$ $V_{battlC_low} = 5.5 \text{ V to 7 V};$ $t_{bit} = 50 \text{ µs};$	PRQ-2975
Duty cycle D2 at low battery supply	n _{D2_low}	-	_	0.581	_	6) Duty cycle 2 at low battery supply. $TH_{Rec(min)} = 0.496 \times V_{battlC_low};$ $TH_{Dom(max)} = 0.361 \times V_{battlC_low};$ $V_{battlC_low} = 6.1 \text{ V to 7 V};$ $t_{bit} = 50 \text{ µs};$	PRQ-2976
Duty cycle D3 at low battery supply	n _{D3_low}	0.417	-	-	-	6) Duty cycle 3 at low battery supply. $TH_{Rec(max)} = 0.665 \times V_{batt C_low};$ $TH_{Dom(max)} = 0.499 \times V_{batt C_low};$ $V_{batt C_low} = 5.5 \text{ V to 7 V};$ $t_{bit} = 96 \text{ µs};$	PRQ-2977
Duty cycle D4 at low battery supply	n _{D4_low}	-	_	0.590	_	6) Duty cycle 2 at low battery supply. $TH_{Rec(min)} = 0.496 \times V_{battIC_low};$ $TH_{Dom(max)} = 0.361 \times V_{battIC_low};$ $V_{battIC_low} = 6.1 \text{ V to } 7.6 \text{ V};$ $t_{bit} = 96 \text{ µs};$	PRQ-2978

Target datasheet

14 LIN transceiver



Table 26 (continued) Electrical Characteristic

 $V_S = 5.5 \text{ V}$ to 18 V, $T_J = -40 ^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$, all voltages with respect to ground, positive currents flowing as described in Chapter 2 (unless otherwise specified). Typical values: $V_S = 13.5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
AC Characteristics - Trai	nsceiver nori	mal slope	mode		-		
Duty cycle D1 normal slope mode (for worst case at 20 kbit/s)	n_{D1}	0.396	-	-	-	6) Duty cycle 1. $TH_{Rec(max)} = 0.744 \times V_S;$ $TH_{Dom(max)} = 0.581 \times V_S;$ $t_{bit} = 50 \ \mu s; n_{D1} = t_{bus_rec(min)}/(2 \times t_{bit});$ ISO 17987-4 (Param 27)	PRQ-667
Duty cycle D2 normal slope mode (for worst case at 20 kbit/s)	n_{D2}	-	-	0.581	-	6) Duty cycle 2. $TH_{Rec(max)} = 0.422 \times V_S;$ $TH_{Dom(max)} = 0.284 \times V_S;$ $t_{bit} = 50 \ \mu s; n_{D2} =$ $t_{bus_rec(max)}/(2 \times t_{bit});$ ISO 17987-4 (Param 28)	PRQ-668
AC Characteristics - Flas	h mode						
Duty cycle D7 (for worst case at 115 kbit/s)	n _{D7}	0.399	-	-	_	6) Duty cycle 7. $TH_{Rec(max)} = 0.744 \times V_S;$ $TH_{Dom(max)} = 0.581 \times V_S;$ $t_{bit} = 8.7 \ \mu s; V_S = 13.5 \ V;$ $n_{D7} = t_{bus_rec(min)}/(2 \times t_{bit})$	PRQ-682
Duty cycle D8 (for worst case at 115 kbit/s)	n _{D8}	-	-	0.578	-	6) Duty cycle 8. $TH_{Rec(max)} = 0.422 \times V_S;$ $TH_{Dom(max)} = 0.284 \times V_S;$ $t_{bit} = 8.7 \ \mu s; V_S = 13.5 \ V;$ $n_{D8} = t_{bus_rec(max)}/(2 \times t_{bit})$	PRQ-683
LIN input capacitance	C_{BUS}	_	15	30	pF	4)	PRQ-684
Protection	I	1	1		1	ı	1
Thermal shutdown temperature	$T_{J_SD_LIN}$	165	175	200	°C	4)	PRQ-686
Thermal shutdown hysteresis	$\Delta T_{J_SD_LIN}$	5	10	15	К	4)	PRQ-687

- Maximum limit specified by design
- 1) 2) 3) $V_{\text{BUS_CNT}} = (V_{\text{th_dom}} + V_{\text{th_rec}})/2$
- V_{HYS} = V_{th_rec} V_{th_dom} Specified by design, not subject to production test 4)
- V_{battECU} is measured at the ECU input power pins. All voltages are referenced to the local ECU ground 5)
- Bus load concerning LIN Spec 2.2 (C_{BUS}; R_{BUS}):

Load 1 = 1 nF; 1 k Ω

Load 2 = 6.8 nF; 660 Ω

restricted - NDA required!

TLD4020-3ET

Target datasheet

14 LIN transceiver



Load 3 = 10 nF; 500 Ω

Note: The voltages and currents listed in above table apply to both $V_{\text{BUS_M}}$, $V_{\text{BUS_S}}$ and $I_{\text{BUS_S}}$ as shown in

Figure 3.

Target datasheet

15 Timer2



15 Timer2

- 16-bit auto-reload mode
 - Selectable up or down counting
- One channel 16-bit capture mode
- Baud-rate generator for UART

The timer modules are general purpose 16-bit timer. Timer 2 can function as a timer or counter in each of its modes. The timer module supports LIN autobaud detection by using pin LIN_M as an input for edge detection.

Mode	Description					
Auto-reload up	Up/down count disabled					
	Count up only					
	 Start counting from 16-bit reload value, overflow at FFFF₁₆ 					
	 Reload event configurable for trigger by overflow condition only, or by negative/positive edge at input pin LIN_M as well 					
	Programmable reload value in register					
	 Interrupt is generated with reload events 					
Auto-reload up/down	Up/down count enabled					
	Count up or down, direction determined by level at input pin LIN_M					
	No interrupt is generated					
	Count up					
	- Start counting from 16-bit reload value, overflow at FFFF ₁₆					
	- Reload event configurable for trigger by overflow condition					
	- Programmable reload value in register					
	Count down					
	- Start counting from FFFF ₁₆ , underflow at value defined in register					
	- Reload event configurable for trigger by underflow condition					
	- Reload value fixed at FFFF ₁₆					
Channel capture	Count up only					
	 Start counting from 0000₁₆, overflow at FFFF₁₆ 					
	Reload event triggered by overflow condition					
	Reload value fixed at 0000 ₁₆					
	Capture event triggered by falling/rising adge at input pin LIN_M					
	Captured timer value stored in register					
	 Interrupt is generated with reload or capture event 					

Target datasheet

16 Package dimensions



16 Package dimensions




Figure 16 PG-TFDSO-16 package outline



Figure 17 PG-TFDSO-16 package pads and stencil

Note: Green product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020). For further information on packages, please visit our website: https://www.infineon.com/packages

Target datasheet

17 Revision history



17 Revision history

Table 28 Revision history

Document version	Date of release	Description of changes
Rev.0.06	2022-11-27	 Editorial and layout changes Added family name Changes Pin descriptions Rework Power management unit chapter Rework of System control unit chapter Rework of Clock sources chapter Rework of Microcontroller subsystem chapter Moved Chapter Memory system to new chapter Added description text to Chapter Output state protection in Power stages Rework of Auto-addressing in Chapter LIN transceiver
Rev.0.06	2022-11-27	 PRQ-897: Updated min PRQ-2890: Updated Typ. Max and note PRQ-480: Updated Typ. and note PRQ:2893: Updated Typ. and note PRQ:2894: Updated Typ. and note PRQ-2471: Updated Parameter description, Max. and note PRQ-147: Note or condition is removed PRQ-645: Updated note PRQ-652: Updated note PRQ-653: Updated note PRQ-658: Updated note PRQ-659: Updated note PRQ-660: Updated note PRQ-661: Updated note PRQ-662: Updated note PRQ-666: Updated note PRQ-667: Updated note PRQ-389: Updated Max. and note PRQ-389: Updated Min., Typ. and Max. PRQ-391: Updated Min., Typ. and Max.

Target datasheet

17 Revision history



Table 28 (continued) Revision history

Document version	Date of release	Description of changes
Rev.0.06	2022-11-27	Added: PRQ-2890; PRQ-3103; PRQ-2971; PRQ-3119; PRQ-3143 PRQ-3095; PRQ-3094; PRQ-3096; PRQ-164; PRQ-2897; PRQ-2898; PRQ-2900; PRQ-2901; PRQ-2903; PRQ-2904; PRQ-2906; PRQ-3132
		Deleted: PRQ-2321; PRQ-2315, PRQ-2475; PRQ-2341; PRQ-312; PRQ-2339; PRQ-2453; PRQ-2827; PRQ-2829; PRQ-371; PRQ-2337; PRQ-2794; PRQ-2788; PRQ-1132; PRQ-672; PRQ-673; PRQ-677; PRQ-678: PRQ-2473; PRQ-2314; PRQ-2314; PRQ-2326
Rev.0.05	2021-10-14	Description
		Changed EEPROM to 1000TP memory
		Changed DTS resolution from 8 to 10 bit
		Changed nominal load current from 50 to 51.5 mA in table 1
		Chapter 1 - Block diagram and terms
		Updated figure 1
		Chapter 2 - Pin configuration
		Changed device pinout in figure 5 and table 2
		Chapter 3 - General product characteristics
		Changed PRQ-495 in table 3
		Changed PRQ-532 in table 4
		Removed PRQ-164 in table 4
		Chapter 4 - Power management unit (PMU)
		Moved PRQ-482 to chapter 6
		 Added PRQ-2871, PRQ-2872 to table 11
		Added PRQ-2853 to table 12
		 Added PRQ-2891, PRQ-2893, PRQ-2894 to table 13
		Moved PRQ-482 to table 18 in chapter 6
		Removed PRQ-2478
		Added PRQ-2953 to table 14

Target datasheet

17 Revision history



Table 28 (continued) Revision history

Document version	Date of release	Description of changes
Rev.0.05	2021-10-14	Chapter 5 - System control unit (SCU)
		Updated chapter 5.1
		Removed PRQ-1106 in table 17
		Changed symbol of PRQ-2453, PRQ-2337
		Moved PRQ-2337 to table 18 in chapter 6
		Chapter 6 - Clock sources
		Added chapter 6
		 Added PRQ-2827, PRQ-2828, PRQ-2829, PRQ-2794, PRQ-2788 to table 18
		Chapter 7 - Microcontroller subsystem (MCU)
		 Added PRQ-2810, PRQ-2811, PRQ-2813 to table 19
		Changed symbol of PRQ-141, PRQ-147 in table 19
		Removed PRQ-646 and replaced with PRQ-149 in table 19
		Chapter 9 - Measurement unit
		Changed chapter 9.4 LED forward voltage measurement
		Updated figure 7 in chapter 9.4
		Changed Min. value of PRQ-924 in table 21
		Changed Min., Max. value of PRQ-913 in table 21
		Removed PRQ-956, PRQ-914 in table 21
		Chapter 10 - Power stage
		Replaced table 16 with formula 2 in chapter 10
		Changed chapter 10.1 PWM Generator
		Updated formula 3 in chapter 10.1
		 Added PRQ-2796, PRQ-2979 in table 23
		Chapter 11 - LIN transceiver
		 Added PRQ-2973, PRQ-2974, PRQ_2975, PRQ-2976, PRQ-2977, PRQ-2978 to table 25
Rev.0.04	2021-02-22	Titlepage
		Changed Arm® Cortex® CPU core from M0+ to M23
		Added package suffix ET to product name
		Chapter 1 - Block diagram and terms
		Changed Arm® Cortex® CPU core from M0+ to M23 in figure 2
		 Added package suffix ET to product name in figure 2 caption and figure 3
		Chapter 2 - Pin configuration
		Changed device pinout in figure 5 and table 2

Target datasheet

17 Revision history



Table 28 (continued) Revision history

Document version	Date of release	Description of changes
Rev.0.04	2021-02-22	Chapter 4 - Power management unit (PMU)
		Added chapter 4.1 Master clock generation
		Renamed Reset operating mode to Unsupplied in chapter 4.2 PMU mode overview
		• Updated power mode descriptions in chapter 4.2 PMU mode overview
		Updated table 7 in chapter 4.4 Power mode transitions
		Removed Duration column of table 8 in chapter 4.3 Power mode transitions
		• Updated condition for e_sleep2startup, e_failsleep2startup in table 8
		Moved wake-up management to chapter 4.4 Wake-up management
		 Updated and moved watchdog timer description, chapter 7 in Rev.0.03 to chapter 4.5
		 Added PRQ-2478, PRQ-2474, PRQ-2314, PRQ-2316, PRQ-2315, PRQ-2475, PRQ-2318, PRQ-2473, PRQ-2326, PRQ-2321, PRQ-2310, PRQ-2311 to table 11
		 Removed PRQ-483, PRQ-836, PRQ-834, PRQ-940, PRQ-837, PRQ-838, PRQ-839 from table 11
		Chapter 5 - System control unit (SCU)
		Added chapter 5.1, 5.2 and 5.3
		• Updated PRQ-312, PRQ-1106 in table 12
		 Added PRQ-2471, PRQ-2341, PRQ-2339, PRQ-2337, PRQ-2453, PRQ-2347 to table 12
		Chapter 6 - Microcontroller subsystem (MCU)
		 Changed Arm® Cortex® CPU core from M0+ to M23 and updated description in chapter 6.1
		• Added chapter 6.2.1, 6.2.2, 6.2.3
		 Renamed PRQ-140 from SysROM to BROM and updated parameter symbol in table 13
		Chapter 8 - Measurement unit
		Added configurable gain description to chapter 8.5
		Removed note from PRQ-900 in table 15
		Added PRQ-2512, PRQ-2513 to table 15
		Chapter 9 - Power stage
		Changed current configuration from 4 bit to 5 bit
		Updated table 16
		 Updated note field of PRQ-367, PRQ-369, PRQ-372, PRQ-376, PRQ-385, PRQ-393, PRQ-387, PRQ-395, PRQ-389, PRQ-391
Rev.0.03	2020-10-06	Initial target datasheet

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-11-27 Published by Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference IFXjobid__2022112792716356_LastLea f2

Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.