



5	4	3	2	1
D				
C				
B				
A				
5	4	3	2	1


PAGE	DESCRIPTION	NOTE
1	P01 Title	
2	P02 Block	
3	P03 FPGA_BANK13&14&15	
4	P04 FPGA_BANK16&33&34	
5	P05 FPGA_BANK0	
6	P06 FPGA_BANK216	
7	P07 FPGA_POWER	
8	P08 DDR3	
9	P09 POWER	
10	P10 CONNECTOR	
11	P11 UART	
12	P12	
13	P13	
14	P14	
15	P15	
16	P16	
17	P17	
18	P18	
19	P19	
20	P20	
21	P21	
22	P22	








米联客











米联客





米联客



电源方案

1.0V	3A	TPS82085	CORE/BRAM
1.5V	3A	TPS82085	DDR3
1.8V	3A	TPS82085	VCCAUX
3.3V	3A	TPS82085	VCCIO
2.5V	0.8A	EP5388Q1	VCCIO
1.0V	1.5A	TPS74801	MGTAVCC
1.2V	1.5A	TPS74801	MGTAVTT



米联客

D

C

B

A

D

C

B

A



ProjectName: <Doc>			
Size: A	Page Title: <Title>		Rev: <RevCode>
Date: Wednesday, May 17, 2017	Sheet	11	of 11

5

4

3

2

1

5

4

3

2

1