# Graphical Processing Unit

Feiyu Ren Lichen Liu Lin Sun

#### Motivation

- Computer Architecture Design Pattern
- GPU and CPU
- Outperform Microblaze

#### Our Solution

- General but Dedicated Soft GPU
- Advanced Shading Algorithms
- Networking

- General but Dedicated Soft GPU
  - Scalable
    - 16 Threads, 32 Warps, 1 Thread Block
  - o ISA
    - 60 Instructions
    - 64 Integer, 64 Floating Point Reg

- General but Dedicated Soft GPU
  - Score-board RF Dependency Tracker
  - Single Dispatch
  - Resolve Branch Divergence within one Warp using Execution Masks

- Advanced Shading Algorithm
  - Partial Compiler Toolchain
    - Glsl to Custom ISA Assembly
  - Scalable for Advanced Shading Algorithms
    - Vertex Shader
    - Pixel Shader

- Networking
  - Server Receives Instructions
  - Computation
  - Sends Rendered Frames to Client
  - Client Displays

#### Progress

- Implementation
  - ~5k Lines of Handwritten System Verilog
  - Fully Tested in Simulation
  - Syntax Migration to Vivado in progress
  - Fully Tested Networking Layer


#### Progress (Partial)

```
Feiyus-MacBook-Pro:meowGPU feiyuren$ wc -l assembler/*.py
      53 assembler/assembler.py
      16 assembler/assembler_util.py
     195 assembler/assembly_fncode_parser.py
     134 assembler/assembly_operand_parser.py
      88 assembler/codegen.py
     107 assembler/isa.py
     164 assembler/meow_driver.py
     757 total
    Feiyus-MacBook-Pro:meowGPU feiyuren$ wc -l verilator/*.*
         137 verilator/SigDriver.hpp
          32 verilator/TestBenchBase.hpp
          97 verilator/TrrArbiter.cpp
          97 verilator/TrrArbiterHybrid.cpp
          10 verilator/tIntResvStation.cpp
          78 verilator/tRam.cpp
          48 verilator/tb fma.cpp
          37 verilator/template.cpp
         151 verilator/top.cpp
          33 verilator/tregFile.cpp
         720 total
```

```
Feiyus-MacBook-Pro:meowGPU feiyuren$ wc -l hardware/*
      51 hardware/BranchUnit.sv
     135 hardware/ContextManager.sv
     521 hardware/Core.sv
     231 hardware/DRAM sim.sv
     276 hardware/Decoder.sv
     105 hardware/DispatchUnit.sv
     137 hardware/DispatchUnitSimple.sv
     140 hardware/FMA sim.sv
     89 hardware/FPExecPipeline.sv
     212 hardware/ISA.svh
      18 hardware/InstrI00ueue.sv
      53 hardware/InstrMemSim.sv
      74 hardware/InstrRingCache.sv
     162 hardware/IntExecPileline.sv
      51 hardware/MapTable.sv
     121 hardware/OperandCollector.sv
     22 hardware/OperandCollectorSimple.sv
     112 hardware/Pipe.sv
      53 hardware/RamP2.sv
      54 hardware/RamP3.sv
     273 hardware/ResvStation.sv
     259 hardware/ScoreBoard.sv
      26 hardware/WBBroadcast.svh
      23 hardware/WBOueue.sv
      77 hardware/Writeback.sv
      80 hardware/WritebackSimple.sv
      19 hardware/asm.mem
      14 hardware/asm2.mem
      32 hardware/clz.sv
      32 hardware/ctz.sv
      78 hardware/gDefine.svh
      63 hardware/hex memory file.mem
      54 hardware/instr.txt
      35 hardware/instr2.txt
      19 hardware/instr_memory_file.mem
      18 hardware/interfaces.svh
      17 hardware/io0ueue.sv
      8 hardware/lsQueue.sv
      28 hardware/priArbiter.sv
      41 hardware/rrArbiter.sv
      44 hardware/rrArbiterDec.sv
      46 hardware/rrArbiterHybrid.sv
    3903 total
```

### GPU

Feiyu Ren



Functional Block Diagram

- Thread, Warp, Thread Block
- Instruction Dispatch and Latency Hiding

- Execution Mask
- Score-board RF Dependency Tracking



## Client Side, Networking, ISA Compiler Support

Lichen Liu

#### Client Side

- VGA display
  - Resolution 640 x 480
  - May need to downscale for ethernet bandwidth concern

#### Networking

- Server and Client Communication
  - Still/animated images
- Using TCP for now
- but it seems...

#### TCP Connection Issue

#### TCP Connection Issue

- Very Slow...
- Takes 2.91 second to send an image
  - 640 \* 480 \* 4 bytes
  - 422,268 bytes/second
  - 3.22 Mbps

#### TCP Connection Issue Solutions

- Switch to UDP
- Lower image resolution
- Or display still image rather than animation

#### Compiler Support for custom ISA

- Compiler:
  - Glsl to Custom ISA Assembly Language
    - WIP
  - Ported from project in another course...
- Assembler
  - Cusom ISA Assembly to machine code

```
blkdim r0, r0, $0
                                                                                       blkidx r1, r1, $0
                                                                                       1010100000000000000001000001010
     # blockDim * blockID
                                                                                       101100000000000000000000000010010
     mul r1, r1, r0
                                                                                       000110000000000010000100000000000
                                                                                       001000000000001111111111000001101
     # threadID
                                                                                       0000100000000001000000000001000
     tidx r2, r0, $0
                                                                                       000010000000010010000000000010010
                                                                                       00111000100000000000001000011010
     # now r0 holds global invocation id
                                                                                       0011100010000000000010000100010
 11 add r0, r1, r2
                                                                                       00101000000000011000011000011000
     # Live r0
                                                                                       00101000000000100000100000100000
                                                                                       00011000000000011000100000101000
 14 # Now get x
 15 lli_i r1, $511
                                                                                       01011000000000101000110000111000
                                                                                       11111000000000111000111000000100
 17 and r1, r1, r0
                                                                                       00110000000000000000111001000010
     # r1 holds x
 20 shr r2, r0, $9
 21 # r2 holds y
     subi r3, r1, $256
     subi r4, r2, $256
     # dx^2
     mul r3, r3, r3
 29 # dy^2
     mul r4, r4, r4
     add r5, r3, r4
 35 lli_i r6, $10000
PROBLEMS (58) OUTPUT DEBUG CONSOLE TERMINAL
ug233:~/Desktop/meowGPU/assembler% python3 meow driver.py ../hardware/instr.txt a.txt
WELCOME TO MEOW ASSEMBLER. File Mode.
Assembly File: ../hardware/instr.txt
Machine Code FIle: a.txt
blkdim r0, r0, $0
ItypeFnCode.SYS_BLOCK_DIM
rd = 0 ra = 0 imm12 = 0
20 0 0 0 2
blkidx r1, r1, $0
ItypeFnCode.SYS BLOCK IDX
rd = 1 ra = 1 imm12 = 0
10101000000000000000001000001010
```

Custom Assembler to convert custom ISA Assembly Code to Machine Code

Questions?