

**Pick-and-mix to create your own custom computer on a low-cost FPGA board  
(BASIC, Z80, 6502, 6809, internal/external RAM, serial/keyboard+monitor, SD-card for CP/M or other storage)**

**...step by step design and implementation**

by Grant Searle

**Introduction**

On my other pages, I have information on how to construct simple 6502, 6809 or Z80 designs using the minimal amount of discrete components. This page allows you to take each of those designs and many other configurations and build them within an FPGA on a very low-cost board.

I will take you through the decisions you need to make and all the coding that you need to do to build the computer to your own specification. You choose the processor, whether you want a display/keyboard or just serial ports, how much RAM you want and what speed you want it to run at. All VHDL is provided so you can change the individual components to exactly match your requirements. Design will take the form of building on a VHDL breadboard (skeleton code and signals already provided for you) which will then have the component VHDL added within it to complete the design.

The smallest configurations will all fit within the one FPGA chip. Larger memory configurations only require a single SRAM chip to be added.

To connect a monitor/TV and keyboard very few components are needed - just a few resistors and connectors.

As a result, a complete and very fast computer can be built in a very small enclosure if needed.

The final cost of this is surprisingly low (**no need to buy the very expensive project boards**) - a very low cost board is easily available that has most of what is required - very few additional (low cost) parts are needed.

This page is not intended as an introduction to VHDL - there are many pages already explaining that, but this will take you through the complete design and implementation. You can, or course, just take the VHDL project that I created and use it immediately - but it's important to understand what I did so that you can do the same yourself.

Important note: FPGA I/O pins normally have 3.3V levels, NOT 5V, so be careful when interfacing to TTL and CMOS parts.

The board and keyboard takes less than 100mA so could be powered from batteries if needed.

The board that is used in this article measures only 72mm x 51mm (2 7/8" x 2") so a very small case can be used if needed.

The board is available from many sources, eBay suppliers probably the easiest and cheapest (search for EP2C5T144C8N mini board) .

Acknowledgements

Before I continue, I feel it is important to acknowledge all other's work that I have used.

Z80 CPU core - written by Daniel Wallner and is on the "opencores" website  
6502 CPU core - written by Daniel Wallner and is on the "opencores" website, bugfixes by "Mike J" and "ehenciak"  
6809 CPU core - written by John E. Kent and is on the "opencores" website  
6800 CPU core (not used YET) - written by John E. Kent  
SD card interface - my own adaptation from partial code originally published by Steven J Merrifield  
BASIC interpreter for the Z80, 6502 and 6809 - Microsoft corporation (modifications and interface code all my own work)  
CGA Font ROM - IBM  
Quartus II software and memory IP components - Altera

*ALL other diagrams, text, software and VHDL are MY OWN WORK*

Personal acknowledgements for feedback and encouragement to Graeme and also to David Bell. Your support has been greatly appreciated.

Tools needed

FPGA development software - Altera Quartus II 13 sp1 (Do not use newer versions - Cyclone II FPGAs are not supported with newer versions)  
FPGA USB programmer (USB-blaster or similar)  
Low-cost Altera FPGA board (EP2C5T144C8N Cyclone II FPGA on a mini board although any larger board/FPGA can be used)

Additional components  
(See the wiring diagram below for further details)

PS2 keyboard:  
2x 10K resistors  
PS/2 connector  
PC keyboard with a PS/2 (round) connector

Monochrome video out:  
RCA ("phono") connector for the   
1K resistor  
470R resistor

RGB video VGA monitor out:  
3 x 680R resistors  
3 x 470R resistors  
15 pin VGA socket

RGB video SCART TV monitor out:  
3 x 680R resistors  
4 x 470R resistors  
1 x 100R resistor  
21 pin SCART socket  
  
Serial interface:   
3.3V USB to serial board (or serial voltage converter if connecting to a serial port on another terminal/pc)


SD card interface:  
Suitable SD or microSD socket  
2GB SD Card (NOT SDHC at the moment)

5V Power supply with suitable connector for the board  
Breadboard/PCB  
Wires with ends that can plug onto the pins on the board

**Important notes regarding the board being used**

A schematic is available but was very spread out. I have compressed it to an image that can still be read when printed on A4.

This schematic of the board is available [HERE](http://searle.hostei.com/grant/uk101FPGA/MiniboardSchema.gif) (right-click and "Save as").

[](http://searle.hostei.com/grant/uk101FPGA/MiniboardSchema.gif)

As you will see on the schematic, some FPGA pins on the board have connections made, so need to be accounted for when doing this or other designs on it...

To summarise the pins that are available on the connectors that need consideration...

Pin 3 - LED 1 (D2 on board) - low to light  
Pin 7 - LED 2 (D4 on board) - low to light  
Pin 9 - LED 3 (D5 on board) - low to light  
Pin 144 - pushbutton to ground, no external pullup. Set internal pullup on FPGA configuration if used. I will use for UK101 "reset"  
Pin 17 - 50MHz clock input  
Pin 73 - 10uF capacitor to ground, 10K resistor to Vcc, for power up reset if needed?  
Pin 26 - Connected to Vcc 1.2V - only needed for EPC28 though, so the "zero ohm" resistor could be removed and the pin used as normal.  
Pin 27 - Connected to GND - only needed for EPC28 though, so the "zero ohm" resistor could be removed and the pin used as normal.  
Pin 80 - Connected to GND - only needed for EPC28 though, so the "zero ohm" resistor could be removed and the pin used as normal.  
Pin 81 - Connected to Vcc 1.2V - only needed for EPC28 though, so the "zero ohm" resistor could be removed and the pin used as normal.

**Specifications**

6502, 6809 or Z80 processor running at up to 25MHz

Microsoft BASIC in ROM (copyright of the original respectfully acknowledged)

Serial ports (can support several) up to 115200 baud

PC monitor or TV (PAL/NTSC) with fully configurable 40x25, 80x25, 68x30 (or many other formats) monochrome or 16 colour display. Character sizes also configurable. Standard ANSI interpreter built-in to control cursor and colours.

PS2 (standard PC keyboard with round plug) keyboard with LED support.

SD card interface for CP/M or other use (simple interface for use within BASIC or machine code). Not SDHC currently, but could be done.



Planning the computer

This computer is not based on any existing design, so the final configuration is entirely up to you (I will provide a couple of ready-made examples to get you started, though, if needed).

The following questions need to be answered before proceeding.

1. CPU type - options are:  
6502  
Z80  
6809

2. Interface - pick-and-mix options are:  
Mono ("black and white") video and a PS2 keyboard  
RGB ("colour") video (can be TV RGB/SCART or PC "VGA") and a PS2 keyboard  
Serial RS232 compatible

There is an option of a second interface which can be an additional serial port (actually able to add several serial ports if needed).

Note: The supplied BASIC will use the first interface ONLY when performing I/O. To access the second interface, you can use PEEK/POKE (6502 or 6809) or IN/OUT (Z80) to read or write to it. The display/keboard and serial ports use an identical interface fully software compatible with the 6850 ACIA. You can also change the ROM code as needed (source supplied). Alternatively, if using the PS2 keyboard interface, you can use one of the supplied "FN Key" output signals to toggle the active input/output between interface 1 and interface 2. That way, you can use keyboard/monitor as the first interface and a serial connection as the second interface then switch interfaces to load/save programs via the serial port. This option is straightforward and will be published at a later date.

3. Memory:  
Internal RAM - 1K up to 4K (no external SRAM chip needed)  
External RAM - up to full 64K address space (not all accessible due to ROM taking part of the address). Can use 2KB, 8KB, 32KB, 128KB(only 64KB used) external SRAM.

Once decided, you need to see if what you have chosen will fit into the chip.

The main constraints will be memory space on the chip. Using a TV display requires use of memory within the FPGA for the display RAM, colour attributes RAM (if colour per character chosen) and the character definitions ROM (128 or 256 characters).

The FPGA on this board holds 26 x 0.5Kbyte memory blocks (ie. 13K total).  
The memory requirements of the component blocks are as follows:

BASIC ROM for each of the 6502, 6809 or Z80 - 8K  
ROM/RAM for mono 80x25 display - 5K (2K RAM, 2K Character ROM)  
ROM/RAM for mono 80x25 display, reduced character set - 3K (2K RAM, 1K Character ROM)  
ROM/RAM for colour 80x25 display - 6K (4K RAM, 2K Character ROM) \*  
ROM/RAM for colour 80x25 display, reduced character set - 5K (4K RAM, 1K Character ROM)  
ROM/RAM for colour 40x25 display - 4K (2K RAM, 2K Character ROM)  
ROM/RAM for colour 40x25 display, reduced character set - 3K (2K RAM, 1K Character ROM)

ie.   
Character RAM will be either 1K or 2K depending on the number of characters that you choose to display.  
Colour attribute RAM will be the same size as the character RAM if you require colour specified for each character, otherwise it will not be used/required.  
Character ROM will be either 1K or 2K depending on whether you need the standard (128) character set or extended DOS (256) character set.

So, a 6502 with mono 80x25 display, reduced character set would require 8+3=11K, leaving 2K RAM/ROM spare. Therefore you could also have 2K RAM internally.  
\* - The colour 80x25 display, full character set can't be used unless a smaller ROM is used (eg. tiny BASIC or a monitor/bootloader for CP/M etc).

Having checked what is required can actually fit, the build can proceed. If not sure, build a smaller configuration first then alter as needed.

Stuck on what to choose?

There are so many possibilities that you may not know what needs to be picked to start.

Here are some suggestions for the smaller configurations to get you started

No external SRAM chip

Monochrome video and PS2 keyboard, 80x25 text display, 2K internal RAM, 6502 processor

Serial connection only, 4K internal RAM, Z80 processor

Colour video, VGA monitor, 40x25 display, 2K internal RAM, 6809 processor

External SRAM chip

Colour video, VGA monitor, 80x25 display, 56K external RAM, Z80 processor

Pick your configuration then proceed through the rest of the page using that configuration. When you reach the end you should have a working computer.


The build

Building this machine is partly electronic and partly software (VHDL).


Hardware wiring

The electronic part depends on how much functionality you want to provide.

With ALL options installed and using the connections that I have defined in the files, the complete expanded build would be connected as follows:




However, if you want a simpler machine (eg. internal RAM, monochrome TV monitor output and a PS2 keyboard) then the connections would be reduced to...



ALL configurations use the same pinout, so you could start with a simpler configuration then upgrade as needed.

**Suggested serial connection**

Serial 1 and Serial 2 can be connected to a USB to TTL (3.3V or 5V) serial cable as shown below.



By using a USB to serial cable the board can also be powered from the USB port down the same cable (a powered hub could be used if higher current needed), eliminating the need for a separate power supply for this board. Just connect the +5V out on the cable to the centre pin of the 5V input supply on the board.  
  
The 2k7 resistors are present in the diagram because the board may be powered but not plugged in to the USB cable, or the USB cable could be plugged in and active without power to the board. These limit the current to avoid power being drawn through the interface pins. If always powering the board via the cable then no resistors are necessary.

**VHDL "wiring"**


***The only file that you are required to edit is "Microcomputer.vhd" which I have provided in the set of project files. Open the Microcomputer.qpf project file in Quartus II, then double-click the "Microcomputer" entity you see in the "project explorer" window. This will open the "Microcomputer.vhd" file in the editor window. You then follow my instructions below to complete the VHDL for your project.***

***IMPORTANT: Ensure you follow the complete page as there are may be several entries needed to incorporate a component into the design. If you have a problem, please re-read the page carefully to ensure you haven't missed out any steps.***

The bare breadboard VHDL is used and the relevant component VHDL added to it. All components that can be used have been added to the project file, so only changes to the top level VHDL is needed.

**The bare VHDL (the "breadboard)**

The following diagram illustrates the concept involved here.



The architecture of a VHDL projects consists of the "top level" code and components that can be added to it.

For this set of projects, all will use the same top level (effectively a bare circuit board with some connections already in place to plug in to).

The structure is as follows:  
library definitions  
entity Microcomputer is  
port(  
signals that are to be connected to actual pins on the chip  
);  
end Microcomputer;  
architecture struct of Microcomputer is  
signals ("wires") used within the system that are used to interconnect the components  
begin  
the VHDL definition of logic operations (glue etc) and connections to components  
the components being used are also included in here and attached to the appropriate "wires"  
end;

The VHDL used as the base (breadboard) is shown here.

library ieee;  
use ieee.std\_logic\_1164.all;  
use IEEE.STD\_LOGIC\_ARITH.all;  
use IEEE.STD\_LOGIC\_UNSIGNED.all;  
  
entity Microcomputer is  
port(  
  
*:  
SIGNALS THAT CONNECT EXTERNALLY ARE ALREADY DEFINED HERE  
:*  
  
);  
end Microcomputer;  
  
architecture struct of Microcomputer is  
  
*:  
VARIOUS PREDEFINED BREADBOARD SIGNALS HERE  
:*  
  
begin  
-- \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_  
-- CPU CHOICE GOES HERE  
  
-- \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_  
-- ROM GOES HERE   
  
-- \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_  
-- RAM GOES HERE  
  
-- \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_  
-- INPUT/OUTPUT DEVICES GO HERE   
  
-- \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_  
-- MEMORY READ/WRITE LOGIC GOES HERE  
  
-- \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_  
-- CHIP SELECTS GO HERE  
  
-- \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_  
-- BUS ISOLATION GOES HERE  
  
-- \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_  
-- SYSTEM CLOCKS GO HERE  
  
end;

As you can see when you look at the file, the common wires used within a microcomputer system have been defined and are ready to be connected to. During construction, not all may be used. The unused ones can be removed if needed (don't have to) once the construction is complete.

Every microcomputer system has the following:  
A clock to drive the system components (cpu and interface)  
CPU - the main processor, such as a Z80, 6502, 6809 etc.  
RAM - volatile memory for user programs and data  
ROM - non-volatile holding I/O routines and a monitor and/or language code  
Inputs - could be switches, pins, keyboard, serial etc.  
Outputs - could be LEDs, pins, video (monitor), serial etc.

Looking at the breadboard VHDL, you will see there are sections to be completed during the construction to include the relevant components to make up the complete system.

I have already included ALL components in the VHDL project, so once open in Quartus II, you just add the relevant components into the above code. Once complete, compile and upload to the FPGA and you should (if all done correctly) have a working computer ready to use.

**Adding the blocks**

Each component is defined and attached in the following way.

1. Include the required component VHDL file within the project  
2. Create a VHDL entry within the top-level code, defining the "instance" name of the component, the actual VHDL to use (as imported) and then map the signals to the I/O signals defined in the component.

instanceName **: entity work.**VHDLName  
**port map(**  
ComponentSignal1 **=>** Signal1DefinedInTopLevelVHDL,  
ComponentSignal2 **=>** Signal2DefinedInTopLevelVHDL,  
:  
ComponentSignalN **=>** SignalNDefinedInTopLevelVHDL**);**

Decide on the central processor (CPU) that you want to use and add it.

This needs to be decided first because it will decide which ROMs and interface connections are needed.

These are all existing "components" that are available on the net. No particular standard was used as they were all created independently so there is a difference to the naming of the signals that are internal to them and some have active high and some have active low connections. However, as I will show here, all can be connected to our existing breadboard connections by taking the appropriate component signal to the breadboard signal.

The CPUs on offer here are typical and share the following characteristics:  
A 16-bit address bus. For full access to the address space, all 16 connections are made (A0...A15). The appropriate address signals are therefore connected to the address bus already set on the breadboard.  
eg.  
a => cpuAddress,

Similarly, all these CPUs have an 8-bit data bus. For the discrete components, the data bus is bidirectional. This could have been implemented in VHDL as bidirectional to match. However, the VHDL components (including RAM and ROM) tend to have separate incoming and outgoing data buses - this makes it easier to interface. Therefore the 8-bit data bus found on a CPU is represented as two separate data buses and are connected to the two data buses on the breadboard.  
eg

di => cpuDataIn,  
do => cpuDataOut

Additionally, CPUs need signals to identify to memory and peripherals whether read or writes are active (plus the Z80 has the ability to have memory access or IO access). These additional signals are again connected to the wires already set out on the breadboard VHDL.  
eg.

n\_WR - "not write" - "0" when a write is active (for CPUs other than the Z80, a "1" on here implies a read is active)  
n\_RD - "not read" (Z80 only) - "0" when a write is active  
n\_IORQ (Z80 only)  
n\_MEMRQ (Z80 only)  
n\_INT1 - this is an input to the CPU to inform it that a peripheral will request to interrupt the current process ("0" - interrupt request activated)

Other inputs to the processors that are not used are connected to the appropriate logic levels ( => '1' (high) or => '0' (low) ) to allow them to work.

You have three choices. Pick one of these and copy and paste the relevant code into the above where it says "CPU CHOICE GOES HERE".

The choices are:

|  |  |  |
| --- | --- | --- |
| 6502 | Z80 | 6809 ***(updated 26th Sep 2014 to use new core. If your zip is older than this then please get the new version later in this page)*** |
| cpu1 : entity work.T65 port map( Enable => '1', Mode => "00", Res\_n => n\_reset, Clk => cpuClock, Rdy => '1', Abort\_n => '1', IRQ\_n => '1', NMI\_n => '1', SO\_n => '1', R\_W\_n => n\_WR, A(15 downto 0) => cpuAddress, DI => cpuDataIn, DO => cpuDataOut); | cpu1 : entity work.t80s generic map(mode => 1, t2write => 1, iowait => 0) port map( reset\_n => n\_reset, clk\_n => cpuClock, wait\_n => '1', int\_n => '1', nmi\_n => '1', busrq\_n => '1', mreq\_n => n\_MREQ, iorq\_n => n\_IORQ, rd\_n => n\_RD, wr\_n => n\_WR, a => cpuAddress, di => cpuDataIn, do => cpuDataOut); | cpu1 : entity work.cpu09 port map( clk => not(cpuClock), rst => not n\_reset, rw => n\_WR, addr => cpuAddress, data\_in => cpuDataIn, data\_out => cpuDataOut, halt => '0', hold => '0', irq => '0', firq => '0', nmi => '0'); |

The copied text has defined an instance of a CPU component and assigned all the necessary signals to the connections on the breadboard VHDL. This has inserted the CPU into the design - easy enough!

**ROMs**

I have already prepared ROM code for the Z80, 6502 and 6809 designs and is virtually the same as you will see on my other "build your own computer" pages. The VHDL version directly replicates the discrete component version of the design (apart from moving the ACIA address) so the ROM code can run virtually unchanged (no changes apart from that ACIA address change) within this FPGA. The 6809 Extended BASIC ROM has been reduced to fit into an 8K ROM by removing the "PRINT USING" routine.

ROMs consist of the following signals:  
address bus - to specify which location in the ROM will be accessed  
q - data OUT from the ROM  
Additionally, because the VHDL is a synchronous device, there is normally a clock input to allow the data to be registered to the output

Depending on which processor you have chosen will depend on which ROM is needed.

The ROMs can either use the built-in block memory in the FPGA or can be defined as an "array" which is then synthesized by the VHDL compiler into a complex combinational logic model. I am using the standard memory model ("M4K") available within the Altera suite. If using another manufacturer's FPGA then there would be an equivalent model. The HEX file that would be loaded into the memory block during compilation is included.

Copy and paste the appropriate ROMs into the breadboard VHDL where it says "ROM GOES HERE".

|  |  |  |
| --- | --- | --- |
| 6502 | Z80 | 6809 |
| rom1 : entity work.M6502\_BASIC\_ROM -- 8KB BASIC port map( address => cpuAddress(12 downto 0), clock => clk, q => basRomData ); | rom1 : entity work.Z80\_BASIC\_ROM -- 8KB BASIC port map( address => cpuAddress(12 downto 0), clock => clk, q => basRomData ); | rom1 : entity work.M6809\_EXT\_BASIC\_ROM -- 8KB BASIC port map( address => cpuAddress(12 downto 0), clock => clk, q => basRomData ); |

The above code will "attach" the ROM address to the bottom 13 bits (A0..A12) of the CPU address connections to allow the CPU to address all 8K (2^13 = 8192). The remainig 3 "top" bits of the address bus (A13..A15) must then be used in the "chip select" (address decoder) logic to ensure the ROM will only appear in one location in the memory space. For the Z80, the ROM needs to appear in the bottom 8K, so A13..A15 will be "000". For the 6502 or 6809 the ROM needs to appear in the top 8K, so A13..A15 will be "111". You will see this address decoding in the "chip select" VHDL code later on this page.

The "q" data output is shown connected to the "basRomData" lines - this consists of 8 connections and will be connected to the CPU data input only when the ROM is being accessed (only one set of outputs can go to any input at the same time) ie. "connect the basRomData to the cpu data input if the rom is selected". That process is handled by the "bus isolation" lower on this page.

**Program RAM**

The choice is to either use internal RAM (1K to 4K available) or use an external RAM chip (56K available). If this is your first design, I recommend you start without connecting the external RAM chip and get everything working internally, so pick the internal RAM option.

**If you require internal RAM**

I have provided 1K, 2K and 4K memory entities. Choose the one that would fit. (it is also possible to have one 1K and one 2K to make 3K but that won't be covered here). Different size memories require a different amount of address lines, so the entity for each size RAM utilises the required number of address lines.

|  |  |
| --- | --- |
|  | 6502, 6809 or Z80 |
| 1K  *Note:6809 BASIC won't work with just 1K RAM* | ram1: entity work.InternalRam1K port map ( address => cpuAddress(9 downto 0), clock => clk, data => cpuDataOut, wren => not(n\_memWR or n\_internalRam1CS), q => internalRam1DataOut ); |
| 2K | ram1: entity work.InternalRam2K port map ( address => cpuAddress(10 downto 0), clock => clk, data => cpuDataOut, wren => not(n\_memWR or n\_internalRam1CS), q => internalRam1DataOut ); |
| 4K | ram1: entity work.InternalRam4K port map ( address => cpuAddress(11 downto 0), clock => clk, data => cpuDataOut, wren => not(n\_memWR or n\_internalRam1CS), q => internalRam1DataOut ); |

Paste the appropriate code where it says "RAM GOES HERE"

**If you require external SRAM**

The external RAM can be 2K, 8K, 32K or 128K (only 64K is used). The appropriate RAM pins are connected to the matching connections as defined on my wiring diargram earlier. Unused addresses on the FPGA are left disconnected. Unused addresses on the RAM chip are connected to Gnd or Vcc.

The chosen size of RAM will affect the chip select code that is needed. Explanation and implementation details for the chip select is shown further down this page..

Instead of providing an internal component, what is needed is to assign the external signals (connected to the pins on the RAM chip and the FPGA) to the internal signals on the VHDL. This is done as follows.

Paste the following appropriate code where it says "RAM GOES HERE":

|  |  |
| --- | --- |
| 6502 or 6809 | Z80 |
| sramAddress(15 downto 0) <= cpuAddress(15 downto 0); sramData <= cpuDataOut when n\_WR='0' else (others => 'Z'); n\_sRamWE <= n\_memWR; n\_sRamOE <= n\_memRD; n\_sRamCS <= n\_externalRamCS; | sramAddress(15 downto 0) <= cpuAddress(15 downto 0); sramData <= cpuDataOut when n\_memWR='0' else (others => 'Z');  n\_sRamWE <= n\_memWR or n\_externalRamCS; n\_sRamOE <= n\_memRD or n\_externalRamCS; n\_sRamCS <= n\_externalRamCS; |

Note that the sramData bus is bidirectional and only outputs data when write is active (n\_WR='0') otherwise it is set to an input so that the CPU can read from it ( ie. (others => 'Z' ) ).

**Interfaces**

I have deliberately designed the TV/monitor and keyboard interface to appear to the host software as if it was a 6850 serial port (write sends to the display, read gets the keyboard data, status request determines if the receive (key pressed) or send (display) is ready). As a result, these components are completely interchangeable which makes this design very flexible. The BASIC is already set up to use a 6850 ACIA compatible serial port so the monitor/keyboard can replace the serial port with NO SOFTWARE CHANGE.

Using the current configuration and pinout assignments you can have:  
    1 Serial port  
    2 Serial ports  
    1 TV/monitor and PS2 keyboard  
    1 TV/monitor and PS2 keyboard plus 1 serial port  
*other: there are several spare pins on the FPGA so several more serial ports are easily possible if needed*

Decide on whether a serial port or monitor/keyboard is to be used and copy one of the following into the code where it says "INPUT/OUTPUT DEVICES GO HERE"

If you are to use two I/O devices (eg. two serial or one serial and one TV/keyboard) then repeat the below process, but for the second device, changing "io1" to "io2", "interface1DataOut" to "interface2DataOut", "rxd => rxd1" to "rxd => rxd2", "txd => txd1" to "txd => txd2" etc. NOTE: ONLY ONE MONITOR/KB INTERFACE CAN BE SUPPORTED WITH THIS BOARD. However, you can have several serial interfaces of one monitor/keyboard with additional serial interfaces.

Using a serial port (connected to a PC) as the output and input

The following definition needs to be copied and pasted (pick the one appropriate to the processor being used).


|  |  |
| --- | --- |
| 6502 or 6809 | Z80 |
| io1 : entity work.bufferedUART port map( clk => clk, n\_wr => n\_interface1CS or cpuClock or n\_WR, n\_rd => n\_interface1CS or cpuClock or (not n\_WR), n\_int => n\_int1, regSel => cpuAddress(0), dataIn => cpuDataOut, dataOut => interface1DataOut, rxClock => serialClock, txClock => serialClock, rxd => rxd1, txd => txd1, n\_cts => '0', n\_dcd => '0', n\_rts => rts1 ); | io1 : entity work.bufferedUART port map( clk => clk, n\_wr => n\_interface1CS or n\_ioWR, n\_rd => n\_interface1CS or n\_ioRD, n\_int => n\_int1, regSel => cpuAddress(0), dataIn => cpuDataOut, dataOut => interface1DataOut, rxClock => serialClock, txClock => serialClock, rxd => rxd1, txd => txd1, n\_cts => '0', n\_dcd => '0', n\_rts => rts1 ); |

The "not read" and "not write" require slightly different connections when using the Z80, as can be seen above due to it appearing in "memory space" on the 6502 or 6809 architecture but appears in "IO space" in the Z80 architecture.

Data in connects to the CPU data out, same as for other memory/devices in this machine.

The data output is shown connected to the "interface1DataOut" (or "interface1DataOut" for the second instance if used) lines - this consists of 8 connections and will be connected to the CPU data input only when the interface is being accessed (only one set of outputs can go to any input at the same time) ie. "connect the interface1DataOut to the cpu data input if the interface1 is selected". That process is handled by the "bus isolation" lower on this page.

**Using a TV/monitor and a PS2 keyboard as the output and input.**

  
(This board running on a standard PAL television, full colour mode, 80x25 characters)

I have designed the TV display to be configurable to just about whatever you require of it. The "default" configuration is 80x25 chars on a standard VGA (640x480) display. This utilises 25 of the 30 lines in this mode, centred on the display. This, however, can be changed.

Video format options :

VGA timings (various modes) - 640x480, 60Hz default  
PAL (50Hz) timings  
NTSC (50Hz) timings

RGB 16 colour output (with single colour on composite video pin if needed)  
Composite black and white output (with single colour also on RGB pins if needed)

To add a monitor/keyboard into the design, the following needs to be included:

Note the different connections for Z80 or 6502/6809. Comment/delete the 6502 lines and uncomment the Z80 lines if using a Z80.  
If RGB or monochrome signals are not to be used then those lines not required are to be deleted.

The following definition needs to be copied and pasted.

|  |  |
| --- | --- |
| 6502 or 6809 | Z80 |
| io1 : entity work.SBCTextDisplayRGB port map ( n\_reset => n\_reset, clk => clk,  -- RGB video signals hSync => hSync, vSync => vSync, videoR0 => videoR0, videoR1 => videoR1, videoG0 => videoG0, videoG1 => videoG1, videoB0 => videoB0, videoB1 => videoB1,  -- Monochrome video signals (when using TV timings only) sync => videoSync, video => video,  n\_wr => n\_interface1CS or cpuClock or n\_WR, n\_rd => n\_interface1CS or cpuClock or (not n\_WR), n\_int => n\_int1, regSel => cpuAddress(0), dataIn => cpuDataOut, dataOut => interface1DataOut, ps2Clk => ps2Clk, ps2Data => ps2Data ); | io1 : entity work.SBCTextDisplayRGB port map ( n\_reset => n\_reset, clk => clk,  -- RGB video signals hSync => hSync, vSync => vSync, videoR0 => videoR0, videoR1 => videoR1, videoG0 => videoG0, videoG1 => videoG1, videoB0 => videoB0, videoB1 => videoB1,  -- Monochrome video signals (when using TV timings only) sync => videoSync, video => video,  n\_wr => n\_interface1CS or n\_ioWR, n\_rd => n\_interface1CS or n\_ioRD, n\_int => n\_int1, regSel => cpuAddress(0), dataIn => cpuDataOut, dataOut => interface1DataOut, ps2Clk => ps2Clk, ps2Data => ps2Data ); |

This is for the default 80x25 chars on a standard VGA (640x480) display. The relevant options within the display/keyboard component are available to be changed, however. These are done by "overriding" the values internally and are done as shown below. Here are some options that you are likely to use. These are, however, fully configurable and you can create a display with whatever format you want.

Here are some other options (additional code that needs to be added to the above code is shown in **bold red**). Note - NO semi-colon before or after the generic map block:

|  |  |
| --- | --- |
| DESCRIPTION | ADDITIONAL CODE NEEDED |
| 68 characters per line, 30 lines on a standard VGA display requires each character to be stretched horizontally (3 clocks per pixel instead of 2), the vertical characters increased, the characters per line changed and also the top scanline where the display is to start. To achieve this, include the "default" display component then override (change) some of the parameters to match what is now needed. This is done by adding the override values as shown in bold below (remaining code is same as above). This is what makes the display so configurable.  *Internal memory used: 2K Display RAM, 2K Attribute RAM, 1K Character ROM = 5K total. The ROM takes a further 8K, so no remaining internal memory. Program memory must therefore use external SRAM.* | : io1 : entity work.SBCTextDisplayRGB **generic map( HORIZ\_CHARS => 68, CLOCKS\_PER\_PIXEL => 2, VERT\_CHARS => 30, DISPLAY\_TOP\_SCANLINE => 35 )** port map (   : |
| PAL colour display 80x25 chars centred on screen  *Internal memory used: 2K Display RAM, 2K Attribute RAM, 1K Character ROM = 5K total. The ROM takes a further 8K, so no remaining internal memory. Program memory must therefore use external SRAM.* | : io1 : entity work.SBCTextDisplayRGB **generic map( CLOCKS\_PER\_PIXEL => 3, CLOCKS\_PER\_SCANLINE => 3200, DISPLAY\_TOP\_SCANLINE => 65, VERT\_SCANLINES => 312, VERT\_PIXEL\_SCANLINES => 1, VSYNC\_SCANLINES => 4, HSYNC\_CLOCKS => 235, DISPLAY\_LEFT\_CLOCK => 850 )** port map ( n\_reset => n\_reset,   : |
| PAL colour display 40x25 chars centred on screen  *Internal memory used: 1K Display RAM, 1K Attribute RAM, 1K Character ROM = 3K total. The ROM takes a further 8K, so there is 2K spare internal memory. Therefore a full colour 40x25 computer with 2K program space is available within the FPGA without needing an external SRAM chip.* | : io1 : entity work.SBCTextDisplayRGB **generic map( HORIZ\_CHARS => 40, CLOCKS\_PER\_PIXEL => 6, CLOCKS\_PER\_SCANLINE => 3200, DISPLAY\_TOP\_SCANLINE => 65, VERT\_SCANLINES => 312, VERT\_PIXEL\_SCANLINES => 1, VSYNC\_SCANLINES => 4, HSYNC\_CLOCKS => 235, DISPLAY\_LEFT\_CLOCK => 850 )** port map ( n\_reset => n\_reset,   : |
| NTSC colour display 80x25 chars centred on screen  *Internal memory used: 2K Display RAM, 2K Attribute RAM, 1K Character ROM = 5K total. The ROM takes a further 8K, so no remaining internal memory. Program memory must therefore use external SRAM.* | : io1 : entity work.SBCTextDisplayRGB **generic map( CLOCKS\_PER\_PIXEL => 3, CLOCKS\_PER\_SCANLINE => 3200, DISPLAY\_TOP\_SCANLINE => 37, VERT\_SCANLINES => 262, VERT\_PIXEL\_SCANLINES => 1, VSYNC\_SCANLINES => 4, HSYNC\_CLOCKS => 235, DISPLAY\_LEFT\_CLOCK => 850 )** port map ( n\_reset => n\_reset,   : |
| NTSC colour display 40x25 chars centred on screen  *Internal memory used: 1K Display RAM, 1K Attribute RAM, 1K Character ROM = 3K total. The ROM takes a further 8K, so there is 2K spare internal memory. Therefore a full colour 40x25 computer with 2K program space is available within the FPGA without needing an external SRAM chip.* | : io1 : entity work.SBCTextDisplayRGB **generic map( HORIZ\_CHARS => 40, CLOCKS\_PER\_PIXEL => 6, CLOCKS\_PER\_SCANLINE => 3200, DISPLAY\_TOP\_SCANLINE => 37, VERT\_SCANLINES => 262, VERT\_PIXEL\_SCANLINES => 1, VSYNC\_SCANLINES => 4, HSYNC\_CLOCKS => 235, DISPLAY\_LEFT\_CLOCK => 850 )** port map ( n\_reset => n\_reset,   : |
| VGA Monitor, 40x25 chars  *Internal memory used: 1K Display RAM, 1K Attribute RAM, 1K Character ROM = 3K total. The ROM takes a further 8K, so there is 2K spare internal memory. Therefore a computer with full colour VGA monitor compatible 40x25 display and 2K program space is available within the FPGA without needing an external SRAM chip.* | : io1 : entity work.SBCTextDisplayRGB **generic map( HORIZ\_CHARS => 40, CLOCKS\_PER\_PIXEL => 4 )** port map ( n\_reset => n\_reset,   : |
| VGA Monitor, 80x25 chars running at 640x400 resolution  *Same format as for the default VGA display but in a different VGA mode so that the complete screen is used (larger characters). Internal memory used: 2K Display RAM, 2K Attribute RAM, 1K Character ROM = 5K total. The ROM takes a further 8K, so no remaining internal memory. Program memory must therefore use external SRAM.* | : io1 : entity work.SBCTextDisplayRGB **generic map( DISPLAY\_TOP\_SCANLINE => 35, VERT\_SCANLINES => 448, V\_SYNC\_ACTIVE => '1' )** port map ( n\_reset => n\_reset,   : |

The complete set of parameters that can be altered are at the top of the display VHDL and shown here (values are for the default 640x480 VGA, 80x25 chars):

constant EXTENDED\_CHARSET : integer := 0; -- 1 = 256 chars, 0 = 128 chars  
constant COLOUR\_ATTS\_ENABLED : integer := 1; -- 1=Colour for each character, 0=Colour applied to whole display  
-- VGA 640x480 Default values  
constant VERT\_CHARS : integer := 25;  
constant HORIZ\_CHARS : integer := 80;  
constant CLOCKS\_PER\_SCANLINE : integer := 1600; -- NTSC/PAL = 3200  
constant DISPLAY\_TOP\_SCANLINE : integer := 35+40;  
constant DISPLAY\_LEFT\_CLOCK : integer := 288; -- NTSC/PAL = 600+  
constant VERT\_SCANLINES : integer := 525; -- NTSC=262, PAL=312  
constant VSYNC\_SCANLINES : integer := 2; -- NTSC/PAL = 4  
constant HSYNC\_CLOCKS : integer := 192; -- NTSC/PAL = 235  
constant VERT\_PIXEL\_SCANLINES : integer := 2;  
constant CLOCKS\_PER\_PIXEL : integer := 2; -- min = 2  
constant H\_SYNC\_ACTIVE : std\_logic := '0';  
constant V\_SYNC\_ACTIVE : std\_logic := '0';  
constant DEFAULT\_ATT : std\_logic\_vector(7 downto 0) := "00001111" -- background iBGR | foreground iBGR (i=intensity)  
constant ANSI\_DEFAULT\_ATT : std\_logic\_vector(7 downto 0) := "00000111" -- background iBGR | foreground iBGR (i=intensity)

SD Card

Coming soon (all working, just not published yet)

To include the SD card interface, copy and paste the following to the same place as the serial or monitor/keyboard above.

|  |  |
| --- | --- |
| 6502 or 6809 | Z80 |
| sd1 : entity work.sd\_controller  port map( sdCS => sdCS, sdMOSI => sdMOSI, sdMISO => sdMISO, sdSCLK => sdSCLK, n\_wr => n\_sdCardCS or cpuClock or n\_WR, n\_rd => n\_sdCardCS or cpuClock or (not n\_WR), n\_reset => n\_reset, dataIn => cpuDataOut, dataOut => sdCardDataOut, regAddr => cpuAddress(2 downto 0), driveLED => driveLED, clk => sdClock -- twice the spi clk ); | sd1 : entity work.sd\_controller  port map( sdCS => sdCS, sdMOSI => sdMOSI, sdMISO => sdMISO, sdSCLK => sdSCLK, n\_wr => n\_sdCardCS or n\_ioWR, n\_rd => n\_sdCardCS or n\_ioRD, n\_reset => n\_reset, dataIn => cpuDataOut, dataOut => sdCardDataOut, regAddr => cpuAddress(2 downto 0), driveLED => driveLED, clk => sdClock -- twice the spi clk ); |

Memory read/write signals

The memory read logic is the same for the 6502 or 6809. However, the Z80 uses different signals as it is able to address IO and memory space separately. As a result, the memory read and memory write signals are defined differently.

|  |  |
| --- | --- |
| 6502 or 6809 | Z80 |
| n\_memRD <= not(cpuClock) nand n\_WR; n\_memWR <= not(cpuClock) nand (not n\_WR); | n\_ioWR <= n\_WR or n\_IORQ; n\_memWR <= n\_WR or n\_MREQ; n\_ioRD <= n\_RD or n\_IORQ; n\_memRD <= n\_RD or n\_MREQ; |

Paste the appropriate lines where it says "MEMORY READ/WRITE LOGIC GOES HERE"

**Chip selects**


Each piece of memory or peripheral needs to be addressed at a fixed location within the CPU's 64KByte memory map.

The 6809 and 6502 designs has the ROM appearing at the top of the memory space (because CPU execution reads the top few bytes of the memory to determine where to start, so ROM is needed at the top).

The Z80, on the other hand, always starts execution at location $0000, so for the Z80 system the ROM is placed at the bottom of memory.

The Z80 has separate addressing for I/O peripherals which doesn't interfere with memory addressing. The 6502 and 6809 don't have this, so peripherals need to appear within the memory space.

Here is the memory map that is used (you can change if needed by altering the BASIC ROM code)



The BASIC ROMs that have been provided have free space in the 6809 ROM between $FF85 and $FFE9. The 6502 ROM has unused space between $FF77 and $FFF9. So, to achieve as much commonality as possible between the systems, address $FFD0/$FFD1 is chosen to be the address where the first serial interface (or TV/Keyboard) will be addressed and $FFD2/$FFD3 will be the pairing chosen for the second (if used).

Within the Z80 architecture, IO address $80 and $81 is used for the first interface and $82 and $83 is used for the second, if fitted.

Address decoding for the RAM is described in the following table. Yellow cells are connected to the RAM. "x" cells are decoding "don't care" values.

For the 6502 and 6809 the RAM starts at zero so the address decoding is straightforward ie. all remaining bits not used by RAM must be zero to select it.

For the Z80 it is slightly more complex because of the 8K ($2000) offset. This is straightforward from RAM up to 8K as they all fit in the second 8K block in the memory map (ie. A15..A13 = "001"). The problem occurs with the 32K external RAM option. To resolve this, the 32K memory is regarded as four 8K memory blocks, so each has a particular A15...A13 pattern. This is shown below. *Note, for the 32K memory for the Z80, A14 and A13 are used for both decoding and for internal addressing, which at first sight appears to break the rule where decode uses lines not used internally. However, this is correct and works properly.*

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | **Start addr** | **End addr** | **A15** | **A14** | **A13** | **A12** | **A11** | **A10** | **A9** | **A8** | **A7** | **A6** | **A5** | **A4** | **A3** | **A2** | **A1** | **A0** |
| **6809 or 6502** |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| **1K** | 0000 | 03FF | 0 | 0 | 0 | 0 | 0 | 0 | x | x | x | x | x | x | x | x | x | x |
| **2K** | 0000 | 07FF | 0 | 0 | 0 | 0 | 0 | x | x | x | x | x | x | x | x | x | x | x |
| **4K** | 0000 | 0FFF | 0 | 0 | 0 | 0 | x | x | x | x | x | x | x | x | x | x | x | x |
| **8K** | 0000 | 1FFF | 0 | 0 | 0 | x | x | x | x | x | x | x | x | x | x | x | x | x |
| **32K** | 0000 | 7FFF | 0 | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x |
| **Z80** |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| **1K** | 2000 | 23FF | 0 | 0 | 1 | 0 | 0 | 0 | x | x | x | x | x | x | x | x | x | x |
| **2K** | 2000 | 27FF | 0 | 0 | 1 | 0 | 0 | x | x | x | x | x | x | x | x | x | x | x |
| **4K** | 2000 | 2FFF | 0 | 0 | 1 | 0 | x | x | x | x | x | x | x | x | x | x | x | x |
| **8K** | 2000 | 3FFF | 0 | 0 | 1 | x | x | x | x | x | x | x | x | x | x | x | x | x |
| **32K** | 2000 | 3FFF | 0 | 0 | 1 | x | x | x | x | x | x | x | x | x | x | x | x | x |
|  | 4000 | 5FFF | 0 | 1 | 0 | x | x | x | x | x | x | x | x | x | x | x | x | x |
|  | 6000 | 7FFF | 0 | 1 | 1 | x | x | x | x | x | x | x | x | x | x | x | x | x |
|  | 8000 | 9FFF | 1 | 0 | 0 | x | x | x | x | x | x | x | x | x | x | x | x | x |

If MAXIMUM external RAM then the RAM will occupy all addresses not taken by the ROM, so the address decode is simply "not ROM".

**For the 6502 or 6809 processors**

Chip select code is

|  |
| --- |
| n\_basRomCS <= '0' when cpuAddress(15 downto 13) = "111" else '1'; --8K at top of memory n\_interface1CS <= '0' when cpuAddress(15 downto 1) = "111111111101000" else '1'; -- 2 bytes FFD0-FFD1 n\_interface2CS <= '0' when cpuAddress(15 downto 1) = "111111111101001" else '1'; -- 2 bytes FFD2-FFD3 n\_sdCardCS <= '0' when cpuAddress(15 downto 3) = "1111111111011" else '1'; -- 8 bytes FFD8-FFDF |

If the second interface is NOT being used then there is no need to include the line that starts "n\_interface2CS <=". Similarly for the n\_sdCardCS.

Then one of the following lines...

|  |  |
| --- | --- |
| 1K internal RAM | n\_internalRam1CS <= '0' when cpuAddress(15 downto 10) = "000000" else '1'; |
| 2K internal RAM | n\_internalRam1CS <= '0' when cpuAddress(15 downto 11) = "00000" else '1'; |
| 4K internal RAM | n\_internalRam1CS <= '0' when cpuAddress(15 downto 12) = "0000" else '1'; |
| 8K external SRAM | n\_externalRamCS <= '0' when cpuAddress(15 downto 13) = "000" else '1'; |
| 32K external SRAM | n\_externalRamCS <= '0' when cpuAddress(15) = '0' else '1'; |
| Full external SRAM | n\_externalRamCS<= not n\_basRomCS; |

For the Z80 processor

Chip select code is

|  |
| --- |
| n\_basRomCS <= '0' when cpuAddress(15 downto 13) = "000" else '1'; --8K at bottom of memory n\_interface1CS <= '0' when cpuAddress(7 downto 1) = "1000000" and (n\_ioWR='0' or n\_ioRD = '0') else '1'; -- 2 Bytes $80-$81 n\_interface2CS <= '0' when cpuAddress(7 downto 1) = "1000001" and (n\_ioWR='0' or n\_ioRD = '0') else '1'; -- 2 Bytes $82-$83 n\_sdCardCS <= '0' when cpuAddress(7 downto 3) = "10001" and (n\_ioWR='0' or n\_ioRD = '0') else '1'; -- 8 Bytes $88-$8F |

If the second interface is NOT being used then there is no need to include the line that starts "n\_interface2CS <=". Similarly for the n\_sdCardCS.

Then one of the following lines...

|  |  |
| --- | --- |
| 1K internal RAM | n\_internalRam1CS <= '0' when cpuAddress(15 downto 10) = "001000" else '1'; |
| 2K internal RAM | n\_internalRam1CS <= '0' when cpuAddress(15 downto 11) = "00100" else '1'; |
| 4K internal RAM | n\_internalRam1CS <= '0' when cpuAddress(15 downto 12) = "0010" else '1'; |
| 8K external SRAM | n\_externalRamCS <= '0' when cpuAddress(15 downto 13) = "001" else '1'; |
| 32K external SRAM | n\_externalRamCS <= '0' when cpuAddress(15 downto 13) = "001" or cpuAddress(15 downto 13) = "010" or cpuAddress(15 downto 13) = "011" or cpuAddress(15 downto 13) = "100" else '1'; |
| Full external SRAM | n\_externalRamCS<= not n\_basRomCS; |

Paste the appropriate code to where it says "CHIP SELECTS GO HERE"

*If a particular peripheral or memory chip is to appear in a specific place in the memory map, it needs to be "fully decoded". It is very common in small computers for chips to only be "partially decoded", mainly due to the fact that full decoding needs more logic chips on the board. Using FPGA however, full decoding can be done without any additional components.*

*So, for example, the SD card interface needs 3 address lines (therefore 8 internal addresses - 2^3=8) to access the internal features of the chip then these would normally be connected to the lowest 3 address lines of the address bus so that the 8 internal addresses would appear consecutively in the memory address space. Full memory decoding then needs ALL the remaining address lines not connected to the chip to go to the chip selection logic.  
In this example the address for this chip is  
SSSS SSSS SSSS SCCC where S is a select address bit ant C is a chip internal address. All the "S" bits need to be assigned to a particular value.  
if we pick "1111 1111 1101 1" as the address chip select bits then that particular chip would appear at "FFD8" (1111 1111 1101 1****000****) to "FFDF" (1111 1111 1101 1****111****) in the memory map.*

*Similarly, all other memory and peripherals are also fully decoded - the more internal addresses used in the chip, the fewer are used for the "chip selects", therefore different number of bits are used in the above equations.*

**Bus isolation**

For the CPU incoming (read) data bus is shared by all peripherals, so VHDL glue logic is needed to ensure only one peripheral presents the data onto the bus at any time. Each peripheral has it's own data out bus, so depending on the chip selects, the appropriate data is connected to the CPU in bus.

Note: For the 6502 or 6809, because the interface memory map is "stealing" some locations from the BASIC ROM, the interface data lines must appear before (in preference to) the BASIC rom data line.

|  |
| --- |
| cpuDataIn <= interface1DataOut when n\_interface1CS = '0' else interface2DataOut when n\_interface2CS = '0' else sdCardDataOut when n\_sdCardCS = '0' else basRomData when n\_basRomCS = '0' else internalRam1DataOut when n\_internalRam1CS= '0' else sramData when n\_externalRamCS= '0' else x"FF"; |

Important notes (changes needed to the above code):  
1. If the second interface or SD card is not used then remove the "interface2DataOut" or "sdCardDataOut" lines of code as appropriate.  
2. You would have chosen whether internal RAM or external RAM is being used, so remove the internalRam1DataOut line if using external RAM, or remove the sramData line if using internal RAM.

Paste the appropriate code to where it says "BUS ISOLATION GOES HERE".

**The clocks**

The CPU uses a simple divider to reduce the 50MHz incoming clock to the required CPU speed. Similarly, the 50MHz clock is divided by 50 to get the 1MHz SD card clock.

For the serial, a slightly more complex divider is used and is based on the DDS (Direct digital synthesis) method of producing an arbitrary frequency using a 16 bit counter. This is MUCH better for the serial speeds because a greater accuracy (well within 1%) is easily achieved. The default value (2416) within the code has the serial clock set for 115200 baud. See the comments within the code for the other values.

Basically, f = (increment x 50,000,000) / 65,536

Where f is the baud rate x 16, as required for the ACIA to run properly.

Paste the following code to where it says "SYSTEM CLOCKS GO HERE". The serial clock parts of the code can be removed if serial is not being used. Can remain, though.

|  |
| --- |
| -- SUB-CIRCUIT CLOCK SIGNALS  serialClock <= serialClkCount(15); process (clk) begin if rising\_edge(clk) then  **if cpuClkCount < 4 then -- 4 = 10MHz, 3 = 12.5MHz, 2=16.6MHz, 1=25MHz** cpuClkCount <= cpuClkCount + 1; else cpuClkCount <= (others=>'0'); end if; **if cpuClkCount < 2 then -- 2 when 10MHz, 2 when 12.5MHz, 2 when 16.6MHz, 1 when 25MHz** cpuClock <= '0'; else cpuClock <= '1'; end if;   if sdClkCount < 49 then -- 1MHz sdClkCount <= sdClkCount + 1; else sdClkCount <= (others=>'0'); end if; if sdClkCount < 25 then sdClock <= '0'; else sdClock <= '1'; end if;  -- Serial clock DDS -- 50MHz master input clock: -- Baud Increment -- 115200 2416 -- 38400 805 -- 19200 403 -- 9600 201 -- 4800 101 -- 2400 50 serialClkCount <= serialClkCount + 2416; end if; end process; |

This code above sets the CPU frequency at 10MHz, which is much faster than what you would get if you built a computer using discrete components. You can control the frequency of the CPU by changing the upper counter check shown in red, above. If you make the change to the line in red, the one in green (the "half way" count) also needs changing. Here is a table of some of the values you could use.

|  |  |  |
| --- | --- | --- |
| CPU frequency | Counter top | Counter half-way |
| 1MHz | **if cpuClkCount < 49 then** | **if cpuClkCount < 25 then** |
| 2MHz | **if cpuClkCount < 24 then** | **if cpuClkCount < 12 then** |
| 5MHz | **if cpuClkCount < 9 then** | **if cpuClkCount < 4 then** |
| 10MHz | **if cpuClkCount < 4 then** | **if cpuClkCount < 2 then** |
| 12.5MHz | **if cpuClkCount < 3 then** | **if cpuClkCount < 2 then** |
| 16.6MHz | **if cpuClkCount < 2 then** | **if cpuClkCount < 2 then** |
| 25MHz | **if cpuClkCount < 1 then** | **if cpuClkCount < 1 then** |
|  |  |  |

Note: high frequencies (in pink) work with internal RAM but are unlikely to work (particularly with the 6502 or 6809) with external SRAM unless the chip is fast and has short connections. If you try and the computer fails to respond properly then reduce the CPU frequency as shown above. Try it and see - no harm will come if you exceed the clock max.

CPU frequency = 50,000,000 / (counter top+1) Hz

**Finished**

The VHDL is now complete !

**Assigning the internal connections to actual pins on the FPGA**

If using the wiring that I show above, this has already been done for you.

Open the "Microcomputer.qsf" file and you will see the assignments.

The format of the assignment line is

**set\_location\_assignment PIN\_**pinNumber **-to** vhdlSignalName

Most (not all) pins support weak pull-ups, so the built-in switch on the board (connected to pin 144) has the pull-up turned on.

set\_instance\_assignment -name WEAK\_PULL\_UP\_RESISTOR ON -to n\_reset

Build completion

If you have completed the above steps then that completes the build of the microcomputer. It can now be compiled and uploaded to the FPGA.

If you have wired up as shown in the diagram, once the upload is complete you will immediately (within a few tens of milliseconds) see the appropriate message appear on the monitor display or on the terminal connected to the board - whichever you chose to build.

The computer is then ready to use!

ANSI codes supported

The TV/monitor display supports the following "escape" sequences

|  |  |  |  |
| --- | --- | --- | --- |
| SEQUENCE | NAME | DESCRIPTION | EXAMPLE |
| ESC[H | Cursor Home | Moves the display cursor to top-left | PRINT CHR$(27);"[H"; |
| ESC[K | Erase EOL | All characters on current line from cursor position to end replaced with spaces | PRINT CHR$(27);"[K"; |
| ESC[s | Save cursor pos | Current row and column saved | PRINT CHR$(27);"[s"; |
| ESC[u | Restore cursor pos | Return cursor to previously stored row and column | PRINT CHR$(27);"[u"; |
| ESC[2J | Clear screen | Same as PRINT CHR$(12) - clear screen and move cursor to top left | PRINT CHR$(27);"[2J"; |
| ESC[0J or ESC[J | Clear to end of screen | All positions from the current cursor to end of screen are replaced with spaces | PRINT CHR$(27);"[0J"; |
| ESC[{val}A | Cursor up | Move cursor up {val} places | PRINT CHR$(27);"[3A"; |
| ESC[{val}B | Cursor down | Move cursor down {val} places | PRINT CHR$(27);"[2B"; |
| ESC[{val}C | Cursor forward | Move cursor right {val} places | PRINT CHR$(27);"[15C"; |
| ESC[{val}D | Cursor backward | Move cursor left {val} places | PRINT CHR$(27);"[1D"; |
| ESC[{row};{col}H | Set cursor position | Move the cursor to row {row} and column {col} (1;1=top left) | PRINT CHR$(27);"[5;33H"; |
| ESC[L *Only ONE line supported* | Delete line | Delete the current cursor line and move the display underneath it up one line. Last line of the display then is blank. | PRINT CHR$(27);"[L" |
| ESC[M *Only ONE line supported* | Insert line | Insert a blank line at the current cursor position and move the display below it down one line. | PRINT CHR$(27);"[M" |
| ESC[{val}m ESC[{val1};... {val8}m  *(1 to 4 values)* | Set graphics rendition  Note: Text and background setting reversed if inverse is active. | Set the active foreground or background text colour. If character attributes enabled, all characters that appear after this sequence will use the colour specified. If character attributes disabled then the complete screen will be displayed in the colours specified.  One or two parameters can be specified in the same command.   |  |  | | --- | --- | | val | effect | | 0 | Reset atts to default | | 1 | Bold (bright) text on | | 7 | Inverse colours (back<=>text) | | 22 | Bold (bright) text off | | 27 | Normal colours | | 30 | Text BLACK | | 31 | Text RED | | 32 | Text GREEN | | 33 | Text YELLOW | | 34 | Text BLUE | | 35 | Text MAGENTA | | 36 | Text CYAN | | 37 | Text WHITE | | 40 | Background BLACK | | 41 | Background RED | | 42 | Background GREEN | | 43 | Background YELLOW | | 44 | Background BLUE | | 45 | Background MAGENTA | | 46 | Background CYAN | | 47 | Background WHITE | | 90 | Text GREY | | 91 | Text BRIGHT RED | | 92 | Text BRIGHT GREEN | | 93 | Text BRIGHT YELLOW | | 94 | Text BRIGHT BLUE | | 95 | Text BRIGHT MAGENTA | | 96 | Text BRIGHT CYAN | | 97 | Text BRIGHT WHITE | | 100 | Background GREY | | 101 | Background BRIGHT RED | | 102 | Background BRIGHT GREEN | | 103 | Background BRIGHT YELLOW | | 104 | Background BRIGHT BLUE | | 105 | Background BRIGHT MAGENTA | | 106 | Background BRIGHTCYAN | | 107 | Background WHITE | | PRINT CHR$(27);"[31;44mTHIS IS RED ON BLUE" PRINT CHR$(27);"[93;42mTHIS IS BRIGHT YELLOW ON GREEN" PRINT CHR$(27);"[30mTHIS IS BLACK TEXT" PRINT CHR$(27);"[41mBACKGROUND NOW RED" will give the following...  THIS IS RED ON BLUE THIS IS BRIGHT YELLOW ON GREEN THIS IS BLACK TEXT BACKGROUND NOW RED |

ROM BASIC - implemented keywords and tokens

6809 (FROM EXTENDED COLOR BASIC)

FOR, GO, REM, ELSE, IF, DATA, PRINT, ON GOSUB, ON GOTO, INPUT, LINE INPUT, END, NEXT, DIM, READ, RUN, RESTORE, RETURN, STOP, POKE, CONT, LIST, CLEAR, NEW, EXEC, TAB, TO, SUB, THEN, NOT, STEP, +, -, \*, /, ^, AND, OR, >, =, <, DEL, DEF, LET, RENUM, FN, &, &H, TRON, TROFF, EDIT, SGN, INT, ABS, USR, RND, SIN, PEEK, LEN, STR$, VAL, ASC, CHR$, LEFT$, RIGHT$, MID$, INKEY$, MEM, ATN, COS, TAN, EXP, FIX, LOG, SQR, HEX$, VARPTR, INSTR, STRING$, MID$ (MODIFICATION), POS

6502 (OSI BASIC)

END, FOR, NEXT, DATA, INPUT, DIM, READ, LET, GOTO, RUN, IF, RESTORE, GOSUB, RETURN, REM, STOP, ON, NULL, WAIT, DEF, POKE, PRINT, CONT, LIST, CLEAR, NEW, TAB(, TO, FN, SPC(, THEN, NOT, STEP, SGN, INT, ABS, USR, FRE, POS, SQR, RND, LOG, EXP, COS, SIN, TAN, ATN, PEEK, LEN, STR$, VAL, ASC, CHR$, LEFT$, RIGHT$, MID$, +, -, \*, /, ^, AND, OR, >, +, <

Z80 (FROM NASCOM BASIC 4.7)

SGN, INT, ABS ,USR, FRE, INP, POS, SQR, RND ,LOG, EXP, COS, SIN, TAN, ATN, PEEK ,DEEK ,LEN, STR$, VAL ,ASC, CHR$ ,LEFT$, RIGHT$, MID$, END, FOR, NEXT, DATA, INPUT, DIM, READ, LET, GOTO, RUN, IF, RESTORE, GOSUB, RETURN, REM, STOP, OUT, ON, NULL, WAIT,  DEF, POKE, DOKE, LINES, CLS, WIDTH, MONITOR, PRINT, CONT, LIST, CLEAR, NEW, TAB, TO, FN, SPC, THEN, NOT, STEP, +, -, \*, /, ^, AND, OR, >, <, =

*PLUS my additional implementations here (making it version 4.7b):*

HEX$(nn) - convert a SIGNED integer (-32768 to +32767) to a string containing the hex value  
BIN$(nn) - convert a SIGNED integer (-32768 to +32767) to a string containing the binary value  
&Hnn - interpret the value after the &H as a HEX value (signed 16 bit)  
&Bnn - interpret the value after the &B as a BINARY value (signed 16 bit)

Software and VHDL project download link

By downloading these files you must agree to the following:  
*The original copyright owners of ROM contents are respectfully acknowledged.  
Use of the contents of any file within your own projects is permitted freely, but any publishing of material containing whole or part of any file distributed here, or derived from the work that I have done here will contain an acknowledgement back to myself, Grant Searle, and a link back to this page.  
Any file published or distributed that contains all or part of any file from this page must be made available free of charge.*

*NOTE: updated 26th Sep 2014 to use new 6809 core - many thanks to John Kent for the update on his 6809 core file. If you are taking new version of this zip and you use the 6809 implementation then make sure you update your VHDL "cpu1" instance to match the code shown earlier on this page.*

Extract to a folder (ensure you keep the folder structure) and open the "Microcomputer.qpf" project in Quartus II version 13sp1.

Included are the VHDL files, HEX files for the ROMs and the Quartus project file ready to open.

Worked examples - if you get stuck

Coming soon.  
6502 Processor, Microsoft 8K BASIC, Monochrome monitor PAL timing, PS2 keyboard, Internal 2K RAM  
6502 Processor, Microsoft 8K BASIC, VGA monitor (80x25 colour, 128 charset), PS2 keyboard, External full (56K) RAM  
6502 Processor, Microsoft 8K BASIC, Serial Interface 9600 Baud, Internal 4K RAM  
Z80 Processor, Microsoft 8K BASIC, Serial Interface 9600 Baud, Internal 4K RAM

**Extension project 1: CP/M**

  
(WordStar 4 for CP/M running on FPGA on a standard VGA monitor)

*I hope this page has been useful.*

*Grant.*

CP/M on FPGA  
(An add-on project to my multi-option FPGA design)

INTRODUCTION

This project shows how it is possible to construct a fast Z80 computer running full CP/M 2.2 with disk storage using a low cost FPGA board. Source code and is included to allow modifications if needed. Several commercial CP/M packages have been tried on this and they work perfectly. A large library of applications are available elsewhere on the web, and these can be loaded onto this machine using my own custom-made transfer software.  
Full usage instructions are included on this page.  
Also included is a ROM version of BASIC to allow the machine to be programmed without CP/M.  
  
Same as for my original CP/M project ([here](http://searle.hostei.com/grant/cpm/index.html)) a LOT of work has gone into this, as I have not only designed the hardware, but written the Boot ROM, BIOS, Formatting, System Transfer and File transfer programs. Also, many hours spent in making the ROM BASIC as clean as possible, with extended commands written by myself within it.

**Features  
CPU:** Z80 core running at up to 25 MHz  
**Interface:** Two high-speed serial ports at 115200 Baud or one serial port, one monitor/TV out and one PS/2 keyboard.  
**Disk:** SD Card (NOT SDHC), 128MB utilised, containing 8 or 16 logical drives, respectively.  
**RAM:** 64K Byte  
**ROM:** 8K Byte, switched off when CP/M active. ROM contains the bootloader and memory load utilities. Also contains Microsoft BASIC, as used on the NASCOM computer, modified to remove code that is not relevant to a serial-interfaced board (eg. screen handling and keyboard matrix scanning).  
**Resets:** Both cold (full reset) and warm reset (used to return to CP/M prompt) circuitry  
**Power consumption:** Less than 250mA  
**CP/M support:** 2.2 with included software.

The ROM is turned off by writing to port 38H.

BUILDING THE MACHINE

Firstly, ensure you have the LATEST FILES that are on the [main page](http://searle.hostei.com/grant/Multicomp/index.html). You will need to use the ROM that I have provided to allow the CP/M to be booted, and this has only been included in the latest ZIP files.

I COULD just provide the complete VHDL, however, the intention with this and the main page is to allow you to see what is needed and build accordingly. Therefore I will show you how to change what you would do for a standard Z80 machine to make it CP/M - enabled.

This is an enhancement to a Z80 machine that is to be built as shown on the main FPGA multi-computer [here](http://searle.hostei.com/grant/Multicomp/index.html).

Proceed with [that page](http://searle.hostei.com/grant/Multicomp/index.html) and create a machine with the following requirements:  
Z80 Processor  
External FULL RAM  
Interface 1: Serial port  
Interface 2: Serial port OR Monitor/keyboard port  
SD Card  
Clock speed can be anything up to the maximum 25MHz.

Compile the machine and test that it works properly.

Once working, come back here and make the following changes to the VHDL:

Step 1. Replace the ROM with the ROM BASIC and CP/M boot file

change

rom1 : entity work.Z80\_BASIC\_ROM -- 8KB BASIC  
port map(  
address => cpuAddress(12 downto 0),  
clock => clk,  
q => basRomData  
);

to

rom1 : entity work.**Z80\_CPM\_BASIC\_ROM -- 8KB BASIC and CP/M boot**  
port map(  
address => cpuAddress(12 downto 0),  
clock => clk,  
q => basRomData  
);

**Step 2. Enable ROM page-out.**When CP/M starts, the ROM is to be disabled. The CP/M images are set up so that a write to $38 will turn off the ROM, resulting in ALL of the 64K address space being the SRAM instead.

To do this, a new signal is needed that is used to turn off the ROM (and re-activate it if the board is reset)

New code shown in red, existing code in blue...

    :  
signal serialClock : std\_logic;  
signal sdClock : std\_logic;   
  
**--CPM  
signal n\_RomActive : std\_logic := '0';**  
  
begin  
  
**--CPM  
-- Disable ROM if out 38. Re-enable when (asynchronous) reset pressed  
process (n\_ioWR, n\_reset) begin  
if (n\_reset = '0') then  
n\_RomActive <= '0';  
elsif (rising\_edge(n\_ioWR)) then  
if cpuAddress(7 downto 0) = "00111000" then -- $38  
n\_RomActive <= '1';  
end if;  
end if;  
end process;**

    :

The update the chip select code to ensure the ROM can only be selected if the new active signal is enabled (active LOW)...

Change  
n\_basRomCS <= '0' when cpuAddress(15 downto 13) = "000" else '1'; --8K at bottom of memory  
to be  
n\_basRomCS <= '0' when cpuAddress(15 downto 13) = "000" **and n\_RomActive = '0'** else '1'; --8K at bottom of memory

These are the only changes required. Wire up the board as shown on the main multi-computer page with a 2GB or 1GB SD (or microSD) card connected.

Compile and upload. The machine is then ready to use.

USING THE MACHINE

Connect the board to a 5V regulated supply capable of supplying at least 250mA (or 500mA if you have a PC keyboard connected).

The board is set up for 115200 Baud, hardware handshake, 1 stop bit and no parity.   
Connect it to a PC or similar running a terminal program set to these parameters, then press the reset button.

|  |
| --- |
| **Press [SPACE] to activate console** |

...is displayed on both serial ports (or serial port and tv/monitor if designed that way). Only one is active at any time, so a spacebar press on the terminal/keyboard will allow the board to determine which port is to be used for the console I/O.

Once spacebar is pressed, the following is displayed...

|  |
| --- |
| **CP/M Boot ROM 2.0 by G. Searle BC or BW - ROM BASIC Cold/Warm X        - Boot CP/M (load $D000-$FFFF) :nnnn... - Load Intel-Hex file record Gnnnn    - Run loc nnnn  >** |

**BC**  
This starts the Microsoft BASIC ROM interpreter in "Cold" mode (ie. clears memory)

You will see

|  |
| --- |
| **Memory top?** (press ENTER for full RAM usage)  **Z80 BASIC Ver 4.7b Copyright (C) 1978 by Microsoft 52755 Bytes free Ok** |

BASIC is then ready for programming

**BW**  
This starts the Microsoft BASIC ROM interpreter in "Warm" mode (ie. doesn't clear memory, so a program already in memory will remain)

**X**  
Boots CP/M  
You will see

|  |
| --- |
| **Boot CP/M?** |

displayed. Press "Y" to allow CP/M to be loaded from the disk. This will also turn off the boot ROM, allowing full 64K RAM access to CP/M.  
**If a properly initialised and CP/M-installed disk is present (see** [**below**](http://searle.hostei.com/grant/Multicomp/cpm/fpgaCPM.html#InstallingCPM) **for instructions)**, the following is then displayed...

|  |
| --- |
| **Loading CP/M...** screen clears here, so you may not see the above line **Z80 CP/M BIOS 2.0 by G. Searle 2013  CP/M 2.2 Copyright 1979 (c) by Digital Research  A>** |

CP/M is then loaded and ready to use.

**INSTALLING CP/M**

Installing CP/M onto a new card is a straightforward process, and involved firstly formatting the card then transferring the CP/M system to the first sectors on the card.  
The board will need to be connected to a PC (or whatever) which has a terminal program and contains the ".HEX" files needed for the installation.  
Reset the machine, and press spacebar, as described above. The machine is then ready to load Intel-Hex files if they are transferred from the terminal.  
The following steps require Intel-Hex files to be loaded. To do this, open the ".HEX" file in something like notepad, select the whole contents (CTRL-A) then "Copy" to clipboard. In the terminal, paste the contents into the window - the board will automatically load them to the appropriate locations specified in the HEX file. Dots will be shown on the terminal for each byte loaded. Once the end of the hex file is reached, "File loaded" will be displayed.  
If for any reason something fails, simply cold-reset the machine and repeat the steps.

**PART 1. FORMATTING THE DRIVE**  
Load the Intel-HEX dump of FORMAT into memory by copying the contents of FORM128.HEX (for 128MB SD utilisation) into the terminal window.   
FORMAT resides at $5000 when loaded.  
Executing address $5000 will start the FORMAT program which will then initialise the directory structures (ie. a quick format, as that is all that is needed on an SD card) for ALL of the logical drives on the flash card.

Once loaded, type **G5000** then press ENTER.

You will see...

|  |
| --- |
| **CP/M Formatter by G. Searle 2012** Then the following will appear in sequence (only takes a few seconds) **ABCDEFGHIJKLMNOP** Finally **Formatting complete  >** |

Each drive is 8MB so 128MB on the card will have drives A: to P:

**PART 2. "PUTSYS"**  
CP/M is "installed" on the first track of a disk. When the disk is then booted, the first track is read into the correct area of memory then executed.  
To write the CP/M system to the disk, it is firstly loaded into memory, then a program is executed to write the memory to the first sectors on the flash disk.

To install, the following steps are needed in this order:  
1. Load the Intel-HEX dump of CP/M into memory by copying the contents of CPM22.HEX into the terminal window. This will take about 10 seconds to load.  
2. Load the Intel-HEX dump of CBIOS into memory by copying the contents of CBIOS128.HEX (for 128MB total drive space) into the terminal window. This takes about 3 seconds to load.  
3. Load the Intel-HEX dump of PUTSYS into memory by copying the contents of PUTSYS.HEX into the terminal window.  
  
PUTSYS resides at $5000 when loaded.  
Executing address $5000 will start the PUTSYS program which will copy the CP/M and CBIOS from memory to the flash drive.  
Type **G5000** then press ENTER.

You will see...

|  |
| --- |
| **CP/M System Transfer by G. Searle 2012  System transfer complete  >** |

Once these are complete, CP/M is then installed on the disk and can be booted. Applications will then need to be installed.

**INSTALLING APPLICATIONS**

To install files, a small client application needs to be installed on the A: drive on the board. Once this is done, the windows program to package the files is used to create a text file which is then pasted into the terminal window.  
  
**PART 1 - The CP/M client application installation**

The installation of the client application only needs to be done once (provided it is not deleted) on each flash card.


1. Install CP/M as shown above then boot from CP/M (press X and then Y at the monitor prompt, as described above).  
2. Press the cold reset button to get back to monitor  
3. Paste DOWNLOAD2.HEX (a relocated DOWNLOAD.HEX) to terminal window. This will load the download client into high memory. This normally resides at 0100, but as the ROM is active, this area is not available.  
4. Type **GFFE8** and press ENTER (this will relocate RAM 4100-->0100 and restart CP/M)  
6. When in CP/M, **SAVE 2 DOWNLOAD.COM** and press ENTER

A full terminal session of this is shown here...

|  |
| --- |
| <<<PRESS COLD RESET>>> Press [SPACE] to activate console <<<PRESS SPACE>>> **CP/M Boot ROM 2.0 by G. Searle BC or BW - ROM BASIC Cold/Warm X        - Boot CP/M (load $D000-$FFFF) :nnnn... - Load Intel-Hex file record Gnnnn    - Run loc nnnn  >X**<=== Type char Boot CP/M? <<<PRESS Y>>> Loading CP/M... **Z80 CP/M BIOS 2.0 by G. Searle 2013**  CP/M 2.2 Copyright 1979 (c) by Digital Research  A> <<<PRESS COLD RESET>>> Press [SPACE] to activate console <<<PRESS SPACE>>> Z80 Monitor Type ? for options <<<PASTE THE DOWNLOAD2.HEX FILE INTO THE TERMINAL WINDOW>>> >................................ >................................ >................................ >................................ >................................ >................................ >................................ >................................ >................................ >................................ >................................ >................................ >................................ >................................ >Load complete.  >**GFFE8**<=== Type chars and press ENTER Screen clears here **Z80 CP/M BIOS 2.0 by G. Searle 2013**  CP/M 2.2 Copyright 1979 (c) by Digital Research  A>**SAVE 2 DOWNLOAD.COM   <=== Type chars and press ENTER** A> |

DOWNLOAD.COM is now present on the A: drive, and the machine is now ready to be loaded with application files. There is no need to repeat the above steps unless the DOWNLOAD.COM file is deleted from the A: drive.  
  
**PART 2 - Using the Windows packager program**  
This can be used as many times as required and can transfer single or multiple files into the current drive that is active in the terminal window.

This is a small Microsoft Windows application that will allow BINARY CP/M files to be dropped onto it, which will then add them to a package text file. If you prefer, you can use the "import" button to select a file instead of dropping files onto the window.



NOTE: The "pkgFiles.txt" file will be created in the temporary folder of your machine. Only limited error handling has been added to this program, so if it fails please re-run.  
Once all files that are to be transferred into a particular drive have been dropped, the package file can then be opened.   
Copy the COMPLETE contents of this file and paste it into the terminal window of the machine.  
The terminal must be showing the CP/M prompt. This can be on any drive. The packaged files will be created in the current drive on the CP/M machine.  
The "DOWNLOAD.COM" file on A: drive on the CP/M board will then start and read the HEX byte stream, storing it in a file.  
Multiple files are permitted in a package file, allowing you to transfer a complete application containing many files in a single operation.  
Partial contents of this file are, as an example...

|  |
| --- |
| A:DOWNLOAD BBCBASIC.COM   <==== Command to create a file BBCBASIC.COM in the current drive U0  <==== User selection :C33401C37B01C3A501C3CA01C37A01C37301C38501C37201DDE5F   <==== Data stream, starts with a colon CB5FD21003CCA120FC5E5CDD209E1CDD50ACC9209C179B7CA990   <==== Data stream 36F7E0>0085   <==== Data stream, ends with a greater-than symbol, followed by a checksum A:DOWNLOAD STAT.COM   <==== Command to create second file STAT.COM in the current drive U0  <==== User selection :C33304202020436F707972696768742024576363456E2342EEA2   <==== Data stream for second file, starts with a colon B0E0ECD4C14C9212A15702B712A2915EB0E015CD3805C6414F   <==== Data stream A1A1A1A1A1A1A1A>80DD   <==== Data stream, ends with a greater-than symbol, followed by a checksum |

An example terminal session showing these files being loaded is shown here...

|  |
| --- |
| **Z80 CP/M BIOS 2.0 by G. Searle 2013**  CP/M 2.2 Copyright 1979 (c) by Digital Research  A>**C:** <=== Select drive where files are to be loaded and press ENTER <<<PASTE CONTENTS OF PKGFILES.TXT>>> C>A:DOWNLOAD BBCBASIC.COM <== Start of pasted text ..............................................  <=== Import progress of first file .............................................. OK  <=== Successful import of a file completed C> C>A:DOWNLOAD STAT.COM .........................................  <=== Import progress of second file OK  <=== Successful import of second file completed C> C>**DIR**   <=== A DIR command will show the created files C: BBCBASIC COM : STAT COM C>**BBCBASIC**  <=== Running one of the imported files BBC BASIC (Z80) Version 3.00 (C) Copyright R.T.Russell 1987 > |

You can, of course, install your own transfer program using the above then use that.

*The format of my transfer files is simple so you can also create your own program to build the transfer text files if you don't want to use my Windows app.  
You need to create a text file with the following contents (also refer to my example above)*

*First line:****A:DOWNLOAD <filename>*** *where <filename> is the CPM file that is required. Must be a space between DOWNLOAD and the filename.  
Second line:****U0*** *This is the "user" number that can see the destination file. If you are not familiar with CP/M users, then always use U0  
Third line:****A continual stream of HEX values*** *(must be 2 chars each) for each byte in the file, followed by a* ***>*** *character, followed by the* ***checksum***


*Each line is terminated with a carriage return / linefeed ($0D, $0A) as standard for text files*

*The checksum is two pairs of HEX values:  
The first one is the low-byte of the length of the file being uploaded. Because CP/M files are normally saved in blocks of 128, this is normally "80" or "00", but doesn't need to be.  
The second one is the low-byte of the SUM of each byte being uploaded.  
The checksum is very simple, but more than adequate for confirming a simple data transfer, as it can detect missing, extra or changed characters.*

*If multiple files are to be transferred, then all can be included in the same text file immediately after one another, with each following the three line format shown above.*

**Suggested serial connection**


This can be connected to a USB to TTL (3.3V) serial cable as shown below.



By using a USB to serial cable the board can also be powered from the USB port down the same cable (a powered hub could be used if higher current needed), eliminating the need for a separate power supply for this board. Just connect the +5V out on the cable to the centre pin of the 5V input supply on the board.  
  
The 2k7 resistors are present in the diagram because the board may be powered but not plugged in to the USB cable, or the USB cable could be plugged in and active without power to the board. These limit the current to avoid power being drawn through the interface pins. If always powering the board via the cable then no resistors are necessary.

**OR**

If using an RS232 converter then a suitable cable needs to be made to connect the CP/M machine to a PC to allow the system to be transferred from the files supplied below. Here is a fully configured null modem cable that I use successfully:



**CP/M SYSTEM FILES**

[**DOWNLOAD FILES HERE**](http://searle.hostei.com/grant/Multicomp/cpm/FPGA_CPM_files.zip)

*Note: 19th March 2014 - Correction to formatter program (not all directory entries were being wiped) - many thanks to Oscar Vermeulen for spotting and correcting the issue.*

NOTE: THE ROM BOOT file is provided with the main FPGA multi-computer.

The ZIP file presented here contains the following files. Please read the rest of the page to see what files are needed and when to use them.

**Windows file packager**  
FilePackage.exe  
COMDLG32.OCX <== *Copy to the same folder as FilePackage.exe if you get an error saying it is missing when running the packager program.*

**CP/M "standard" transient programs**CPM211FilesPkg.txt  
*Optional, but available pre-packaged ready to install if needed. See further down as to how to use the package files (basically, open it and paste all into a terminal window showing the CP/M prompt after the download program has been installed on the CP/M A: drive). Contains LOAD, PIP, STAT, DDT, DISPLAY, DUMP, ED and ASM, as supplied with CP/M 2.2.*  
**CP/M Installation files**  
BASIC.HEX  
DOWNLOAD2.HEX  
MONITOR.HEX  
CBIOS128.HEX  
CPM22.HEX  
FORM128.HEX  
PUTSYS.HEX

**Source code for the installation files**  
basic.asm  
download.asm  
monitor.asm  
cbios128.asm  
cpm22.asm  
form128.asm  
putsys.asm  
  
**DOS/Windows assembler**  
\_ASSEMBLE.BAT  
TASM.EXE  
TASM80.TAB  
TASM\_RELNOTES.TXT  
TASM.TXT  
  
**Acknowlegements**  
The BIOS, Format, Putsys and the file transfer programs are my own work.  
CPM22 is a modified version found on the net. Originator copyright within the file.  
Monitor is partially my own work, but using routines written by Joel Owens.  
BASIC is Microsoft BASIC 4.7 for the NASCOM, heavily modified by myself to remove references to different monitors, screen handlers and keyboard matrix reading.  
TASM assembler is a partial distribution of the package from Speech Technology Incorporated.

**MEMORY MAPS**

**INITIAL BOOT**

0000-1FFF ROM (8K)  
   Within the ROM...  
      Boot monitor followed by the Microsoft BASIC interpreter  
2000-FFFF RAM  
  
**Once CP/M is loaded**

0000-FFFF RAM

0100 Transient program area (applications)  
D000 CP/M System  
E600 BIOS

**DISK DETAILS**

Sixteen CP/M drives are available.  
A: to P: - 8MByte

The block size was chosen as a compromise between smallest possible, but without using too much RAM (because CP/M stores a complete allocation bitmap of all blocks, so smaller blocks would require more RAM to be allocated to each drive).  
So, the chosen block size is 4096 bytes (\*).  
512 Directory entries for each drive was chosen as being suitable (\*).  
These can be changed within the source code, but require changes to the BIOS and also to the formatter.  
The sizes that I have used have been fine for me, though, and I recommend they remain as-is, unless you are very familiar with the parameter tables.


The standard CP/M sector size is 128 bytes, and I have used the published blocking/deblocking algorithms (by Digital Research) to allow the 512 byte sectors to be used (ie. 4 CP/M sectors are contained in each SD card sector).

\* - Each directory entry points to up to 8 blocks. For the values that I have chosen each block is 4096 bytes. So, if all files were 4K, a maximum of 2MB on a drive will be used (512 x 4 k files). However, if an average of 16K is assumed (each entry therefore pointing to 4 blocks) then the full 8MB will be used. This is largely academic, however, as you are very unlikely to fill either the disk capacity or directoryentries.  
More directory entries would reduce the amount of free RAM available to the user. A smaller block size would also have the same affect.

Sector addressing

LBA addressing is used because not all cards have the same drive geometry (sectors per track). All SD cards support LBA. Using LBA, a contiguous sector address is used to address the complete disk.

The CP/M drive, track and sectors values are bit-shifted and transferred into the LBA addresses (higher LBA address bits set to zero) as shown below...



The shifting, splitting and combining of each of the values can be seen in the CBIOS code ("setLBAaddr").  
This is the physical sector address. Each sector is 512 bytes and contains 4 x CP/M sectors (128 bytes each).  
The CP/M track size is arbitrary, so 128 sectors per track seems a suitable value to use - this makes 32 "blocked" sectors per track.  
To get 8MB disks, this therefore requires 512 tracks, so 9 bits are used for the track number.

IOBYTE details

(If you don't know what the CP/M IOBYTE is then you can safely ignore this section!)

For full details on how to map logical devices to physical devices, please refer to the CP/M 2.2 manual available on the internet.

The CP/M IOBYTE (location 0003 in the memory map) is implemented to allow logical devices to be re-directed to the two physical ports.  
The physical ports on this machine have been assigned to "CRT:" (the TTL serial port A) and "TTY:" (the RS232 serial port B).  
For flexibility with all logical devices...   
the CRT: port (TTL serial) is also assigned to physical devices UP1:, UP2:, UR1: and UR2:   
the TTY: port (RS232 serial) is also assigned to physical devices LPT:, UL1:, RDR:, and PUN:

During startup you are asked to press the Spacebar on the window that is being used. This allows the machine to identify which serial port is connected to the user terminal. Depending on which of the serial ports is identified (CRT or TTY) the IOBYTE is set appropriately.

So...  
If you activate the terminal on the CRT port, the IOBYTE is set to 00000001b ie. List is TTY:, Punch is TTY:, Reader is TTY:, Console is CRT:   
If you activate the terminal on the TTY (RS232) port, the IOBYTE is set to 00000000b ie. List is TTY:, Punch is TTY:, Reader is TTY:, Console is TTY:

These can be changed dynamically as required.  
eg. from the CP/M prompt, if STAT is installed...  
STAT CON:=CRT:  - to set the console to the TTL port  
STAT CON:=TTY: - to set the console to the RS232 port  
...see the CPM 2.2 manual for more details.  
Alternatively, the I/O can be changed within, say, Microsoft CP/M BASIC by "poke"ing the IOBYTE (location 3) with a suitable value. This allows programs to utilise BOTH serial ports for input and output within the same program.

PIP and STAT use these physical and logical mappings. Other communications programs (eg. Kermit) will also work with them.

ROM BASIC (Microsoft BASIC 4.7) - details of what has been included/excluded

Update 8th September 2013 (Boot ROM 1.1) -   
1. The HEX and BINARY identifiers have changed to &Hnnnn and &Bnnnn to match Microsoft implementations for other processors.   
2. Width setting changed to 255 default, so no auto CR/LF are added when printing long strings.   
3. HEX$(nn) and BIN$(nn) now have leading zeroes suppressed, as for other numeric output.   
4. CR/LF processing changed slightly internally so that an LF is no longer auto-generated when sending a CR to the terminal.

INCLUDED TOKENS

SGN,INT,ABS,USR,FRE,INP,POS,SQR,RND,LOG,EXP,COS,SIN,TAN,ATN,PEEK,DEEK,LEN,STR$,VAL,ASC,CHR$,LEFT$,RIGHT$,MID$  
END,FOR,NEXT,DATA,INPUT,DIM,READ,LET,GOTO,RUN,IF,RESTORE,GOSUB,RETURN,REM,STOP,OUT,ON,NULL,WAIT,  
DEF,POKE,DOKE,LINES,CLS,WIDTH,MONITOR,PRINT,CONT,LIST,CLEAR,NEW  
TAB,TO,FN,SPC,THEN,NOT,STEP  
+,-,\*,/,^,AND,OR,>,<,=

Note: there is also SET,RESET,POINT that call user-defined entry points, as in the ORIGINAL Nascom ROM (ie. not changed). Don't use unless you have defined the calling points for them (see the assembly listing for details).

EXCLUDED TOKENS (don't do anything if called)

SCREEN,CLOAD,CSAVE

NEW (my additional implementations)

HEX$(nn) - convert a SIGNED integer (-32768 to +32767) to a string containing the hex value  
BIN$(nn) - convert a SIGNED integer (-32768 to +32767) to a string containing the binary value  
&Hnn - interpret the value after the &H as a HEX value (signed 16 bit)  
&Bnn - interpret the value after the &B as a BINARY value (signed 16 bit)

IMPORTANT NOTES

Integers in this version of BASIC are SIGNED - ie. -32768 to +32767. This includes memory locations when peek, poke, deek,doke commands are issued (etc.)  
So, to refer to location "n" above 32767, you must provide the 2's compliment number instead (ie."n-65536") otherwise you will get an "?FC Error" message.

Functions that return integer values (such as the memory FRE(0) are also signed (!)) so anything bigger than 32767 will appear as a negative value.

TERMINAL SCREENSHOTS

Taken from my discrete hardware page, but the FPGA version presented here is the same.

(Click on the images to see enlargements)

Here is this machine running on a monochrome (green) monitor using the monitor interface described later on this page:  
[](http://searle.hostei.com/grant/Multicomp/cpm/GreenScreen1.jpg)

[](http://searle.hostei.com/grant/Multicomp/cpm/CPMTerminal.JPG)Here is the command prompt of my computer running using a Windows terminal.

[](http://searle.hostei.com/grant/Multicomp/cpm/WordstarTerminal.JPG)And here is the infamous Wordstar (version 4) running on my machine in a Windows terminal.

http://searle.hostei.com/grant/Signature.gif

Grant.

[www.000webhost.com](https://www.000webhost.com/?utm_source=000webhostapp&utm_campaign=000_logo&utm_medium=website&utm_content=footer_img)