

AOD4184/AOI4184

40V N-Channel MOSFET

General Description


The AOD4184/AOI4184 used advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. With the excellent thermal resistance of the DPAK package, those devices are well suited for high current load applications.

Product Summary

 $\begin{array}{ll} V_{DS} & 40V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 50A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 8m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 4.5V) & < 11m\Omega \end{array}$

100% UIS Tested 100% R_g Tested





Absolute Maximum	Ratings T _A =25°C unles	s otherwise noted			
		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	40	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	T _C =25°C	ı	50		
Current	T _C =100°C	'D	40	Α	
Pulsed Drain Current ^C		I _{DM}	120		
Continuous Drain Current	T _A =25°C		6.5	A	
	T _A =70°C	IDSM	5	^	
Avalanche Current ^C		I _{AS} , I _{AR}	35	А	
Avalanche energy L=0.1mH ^C		E _{AS} , E _{AR}	61	mJ	
	T _C =25°C	P _D	50	W	
Power Dissipation ^B	T _C =100°C	L D	25	VV	
	T _A =25°C	D	2.3	W	
Power Dissipation ^A	T _A =70°C	P _{DSM}	1.5	VV	
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 175	°C	

Thermal Characteristics									
Parameter	Symbol	Тур	Max	Units					
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\scriptscriptstyle{\thetaJA}}$	18	22	°C/W				
Maximum Junction-to-Ambient AD	Steady-State	IN _θ JA	44	55	°C/W				
Maximum Junction-to-Case Steady-State		$R_{\theta JC}$	2.4	3	°C/W				



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Parameter Conditions		Тур	Max	Units				
STATIC PARAMETERS										
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A,\ V_{GS}=0V$	40			V				
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =40V, V _{GS} =0V			1	μА				
	Zero date voltage Brain durrent	T _J =55°C	,		5					
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±20V			100	nA				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_D=250\mu A$	1.7	2.2	2.6	V				
$I_{D(ON)}$	On state drain current	V_{GS} =10V, V_{DS} =5V	120			Α				
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		6.7	8	mΩ				
		T _J =125°C	•	11	13	1115.2				
		V _{GS} =4.5V, I _D =15A		8.5	11	mΩ				
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A		37		S				
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.72	1	V				
I_S	Maximum Body-Diode Continuous Curre			20	Α					
DYNAMIC	PARAMETERS									
C_{iss}	Input Capacitance		120	1500	1800	pF				
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =20V, f=1MHz		215	280	pF				
C _{rss}	Reverse Transfer Capacitance		80	135	190	pF				
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	2	3.5	5	Ω				
SWITCHI	NG PARAMETERS									
Q _g (10V)	Total Gate Charge		21	27.2	33	nC				
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =20V, I _D =20A	10	13.6	16	nC				
Q_{gs}	Gate Source Charge	V _{GS} -10V, V _{DS} -20V, I _D -20A		4.5		nC				
Q_{gd}	Gate Drain Charge			6.4		nC				
$t_{D(on)}$	Turn-On DelayTime			6.4		ns				
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_L =1 Ω ,		17.2		ns				
$t_{D(off)}$	Turn-Off DelayTime	R_{GEN} =3 Ω		29.6		ns				
t _f	Turn-Off Fall Time			16.8		ns				
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=100A/μs	20	29	38	ns				
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dI/dt=100A/μs	18	26	34	nC				

A. The value of R_{0JA} is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The Power dissipation P_{DSM} is based on R $_{0JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev 0 : Aug 2009 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175°C. Ratings are based on low frequency and duty cycles to keep initial T_J =25°C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175°C. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

