Optimize Resnet with efficient GPU kernels


-Project Final Presentation.

Feng Li, Christopher Goebel and Yuankun Fu

Outline


- Framework and Network introduction. (Feng)
- Optimized GPU convolution layer. (Chris)
- Performance and Comparison with CUDNN. (Yuankun)

I. Resnet Framework Introduction



Memory management

- The picture shows memory management of current framework design.
 - Resnet takes images as input, the network is learned so that it can minimize the loss of label predictions.
- Tensors data types are used in several places in the network(GPU tensor/cpu tensor.)
 - Layer input/output.
 - Learnable params(e.g. weight/bias in conv/fc layer)
 - Caches. all needed intermediate information for backward, can be a list of tensors.



Example: Prepare Memory

- 1. Figure in the right show how memory is populated when we start the training.
 - Code is in
 - /tests/test-net-resnet-cifar.
- 2. Note:
 - Batch size 128.
 - Reuse of layout and Lay input.
- 3. To train deep network, we also need to initialize weight layer carefully:
 - Convolution layer uses Kai-ming initialization.
 - Fully layer uses uniform distribution.
 - Code at utils/weight_init.cpp.

```
attaching conv1.out [128, 16, 32, 32], addr 0x7fa5a3644010
-- attaching cache: convl.cache, str start at 0x55b759229058
  attaching laver1.1.in [128, 16, 32, 32], addr 0x7fa5a3644010
  attaching layer1.1.conv1.weight [16, 16, 3, 3], addr 0x55b7592292f0
  attaching layer1.1.conv2.weight [16, 16, 3, 3], addr 0x55b75922dc90
----weight init with norm (0, 0.118^2)
   --weight init with norm (0, 0.118^2)
-- attaching layer1.1.out [128, 16, 32, 32], addr 0x7fa5a2642010
  attaching cache: layer1.1.cache, str start at 0x55b7592328f8
-- attaching layer1.2.in [128, 16, 32, 32], addr 0x7fa5a2642010
attaching layer1.2.conv1.weight [16, 16, 3, 3], addr 0x55b759232b90
-- attaching layer1.2.conv2.weight [16, 16, 3, 3], addr 0x55b759237530
 ----weight init with norm (0, 0.118^2)
----weight init with norm (0, 0.118^2)
-- attaching layer1.2.out [128, 16, 32, 32], addr 0x7fa5a1640010
-- attaching cache: layer1.2.cache, str start at 0x55b75923c198
  attaching pool.in [128, 16, 32, 32], addr 0x7fa5a1640010
-- attaching pool.out [128, 16, 1, 1], addr 0x55b75923c430
-- attaching cache: pool.cache, str start at 0x55b759240718
  attaching fc.in [128, 16, 1, 1], addr 0x55b75923c430
  attaching fc.weight [16, 10, 0, 0], addr 0x55b7592409b0
-- attaching fc.bias [10, 0, 0, 0], addr 0x55b/59226b40
    -weight init with uniform (-0.612342,0.612342)
----bias init with uniform (-0.612342,0.612342)
-- attaching fc.out [128, 10, 0, 0], addr 0x55b7592411d0
-- attaching cache: fc.cache, str start at 0x55b759243cb8
Opening Training data
Opening Testing data
[Epoch 0, Iteration 0/31]
[Val Accuracy]: 0.088, [79/896]
[train Accuracy]: 0.094, [84/896]
```

[16, 3, 3, 3], addr 0x55b759227e70

-- attaching convl.in [128, 3, 32, 32], addr (nil)

[Epoch 0, Iteration 1/31]


[Epoch 0, Iteration 2/31]

Loss 2.65

Loss 2.55

Data preparation

- Cifar 10 data loader:
 - Original Data set: 50 000 training img and 10000 testing images (rgb value 0~255).
 - o 10 classes.
- Create training set and validation, and feed in batches
 - \circ Subtract channel mean to make each channel fit N(0,1).
 - Originalt train-img -> training set and validation set.
 - Code is in utils/data_cifar.cpp.



Forward pass

- Forward/Backward
 - Prepare stage-> residual stages-> global_pool + fc
 - src/net_resnet.c
 - Residual_xx_forward function will call convolution layers forward.
- Backward is in similar structure.

```
image: jmage: 3x32x32

16x32x32

3x3 conv, 16

3x3 conv, 16
```

```
conv relu forward(layer in, w, cache, conv param, layer out);
tayer in = tayer out;
   II. main stage
for (uint i stage = 1; i stage <= model->nr stages; i stage++) {
  for (uint i blk = 1; i blk <= model->nr blocks[i stage - 1]; i blk++) {
    char prefix[MAX STR LENGTH];
    snprintf(prefix, MAX STR LENGTH, "layer%u.%u", i stage, i blk);
    char w1 name[MAX STR LENGTH], w2 name[MAX STR LENGTH];
    snprintf(w1 name, MAX STR LENGTH, "%s.conv1.weight", prefix);
    snprintf(w2 name, MAX STR LENGTH, "%s.conv2.weight", prefix);
    tensor t w1 = net get param(model->list all params, w1 name)->data;
    tensor t w2 = net get param(model->list all params, w2 name)->data;
    // locate preallocated layer out
    char out name[MAX STR LENGTH];
    snprintf(out name, MAX STR LENGTH, "%s.out", prefix);
    layer out = net get param(model->list layer out, out name)->data;
    char cache name[MAX STR LENGTH];
    snprintf(cache name, MAX STR LENGTH, "%s.cache", prefix);
    if (mode == MODE TRAIN)
      cache = net get cache(model->list layer cache, cache name);
    else
    residual basic no bn forward(layer in, w1, w2, cache, conv param,
                                  layer out);
    tayer In - tayer out,
/* Pool */
layer out = net get param(model->list layer out, "pool.out")->data;
if (mode == MODE TRAIN)
  cache = net get cache(model->list layer cache, "pool.cache");
else
  cache = NIII I ·
global avg pool forward(layer in, cache, layer out);
```

Overview of the training

- Loss function:
 - Forward pass of the network.
 - Calculate loss and its gradient.
 - Backward pass of the network.
 - /src/net_resnet.c
- Weight update
 - Sgd with momentum
 - o In src/solver.c
- Next:
 - How to utilize GPU to do expensive convolution operation.

```
* Compute loss for a batch of (x,v), do forward/backward, and update
* gradients*/
status t resnet loss(model t const *model, tensor t x, label t const labels[],
                    T *ptr loss) {
 T loss classify, loss reg:
 PDBG("======= Forwarding =======");
 tensor t out, dout;
 // Forward
 resnet forward(model, x);
 // Softmax
 param t *param score = net get param(model->list layer out, "fc.out");
 AWNN CHECK NE(NULL, labels);
 out = param score->data;
 dout = param score->diff:
 PDBG("====== Softmax =======");
 AWNN CHECK EQ(S OK,
               loss softmax(out, labels, &loss classify, MODE TRAIN, dout));
 // Backward
 PDBG("====== Backwarding =======");
 AWNN CHECK EO(S OK, resnet backward(model, dout, &loss reg)):
 *ptr loss = loss classify + loss reg;
 return S OK:
```

II. Convolution layer structure in context of GEMM strategy

II. Convolution Forward and backward CPU -> GPU and some optimization.

Part II outline : Convolution Forward and backward

- Role in project
- An ok general GPU strategy
- Forward and backward
 - Batched padding and padding removal
 - CPU
 - GPU
 - Batched tensor transposes
 - CPU
 - GPU
 - o Im2col and col2im
 - CPU
 - **■** GPU

Part II outline : Convolution Forward and backward

- My role in the project
- An ok general GPU strategy
- Forward and backward
 - Batched padding and padding removal
 - CPU
 - GPU
 - Batched tensor transposes
 - CPU
 - GPU
 - Im2col and col2im
 - CPU
 - GPL

Role in project : Chris Goebel

- I worked primarily on the forward and backward functions in both the CPU and GPU.
 - Translation from python to C
 - Translation from C to CUDA
- Also helped a small amount with the framework.
- Wrote a lot of tests.
 - We have 100's of tests overall.
 - Build Controlled by CMake
 - GPU parameter search

Part II outline:

- Role in project
- An ok general GPU strategy
- Forward and backward
 - Batched padding and padding removal
 - CPU
 - GPU
 - Batched tensor transposes
 - CPU
 - GPU
 - o Im2col and col2im
 - CPU
 - GPU

A Decent General GPU Strategy

- After the CPU version is complete and tests have been written.
 - Create a mapping from your problem to a 1D access pattern
 - Create the GPU code as a grid stride loop from global index to the 1D mapping.
 - Works for almost any problem with for loops
 - Is sometimes optimal, but mostly not, but is still moderately fast
- Create a harness for your CPU tests

A Decent General GPU Strategy

Example of mapping 2D operation to grid stride loop.

SEE DEMO: 1D_2D_1D_map.cpp

A Decent General GPU Strategy

On the GPU

```
__global__
void ker(float *data, int num_col, int num_row)
  // iter starts at global index
  for (int iter = blockIdx.x * blockDim.x + threadIdx.x;
       iter < n;
       iter += blockDim.x * gridDim.x)
      int i = iter / num_col;
      int j = iter % num_col;
      printf("%i ", data[i * num_col + j]);
```

An ok generalized GPU strategy

- In the last lecture we learned about grid stride loops.
 - Benefit from highly coalesced access patterns.
- It turns out you can basically turn anything with a for loop into one of these.
- Relatively easy (not always, as we will see) to implement.
- Generally very good acceleration
 - Often excellent with localization
 - Not always though

Part II outline:

- Role in project
- An ok general GPU strategy
- Forward and backward
 - Batched padding and padding removal
 - CPU
 - GPU
 - Batched tensor transposes
 - CPU
 - GPU
 - o Im2col and col2im
 - CPU
 - GPU

Batched padding and padding removal

- Not a necessary operation, but complexity of the im2col and col2im loops dominated the work.
- General idea is to take a 4D object and transform the lowest 2 dimensions by adding a boundary.
- Is a 1 to 1 mapping, so it fits into the grid stride conversion very well.
 - Some divergence in the cuda kernel because of boundary conditions
 - Can either deal with this here, or deal with the divergence in im2col and col2im.

Add / remove padding memory access.

 <u>A very nice visualization.</u> Not exactly what we are dealing with because we are flattening, but shows padding over 3D. Padding has to work over all channels and has to account for multiple images

- add padding
- remove padding

Part II outline:

- Role in project
- An ok general GPU strategy
- Forward and backward
 - Batched padding and padding removal
 - CPU
 - GPU
 - Batched tensor transposes
 - CPU
 - GPU
 - o Im2col and col2im
 - CPU
 - GPU

Batched tensor transpose

- Take a look at this explanation for what the operation does.
 - o An explanation of numpy's tensor transpose function.
- Also can look at the source code for numpy
 - Numpy source for transpose operation.
- A complex operation because it requires a complete reorganization in memory.

Batched tensor transpose

- We can notice that the operation is always the same sequence.
- In the forward, we see that the transpose pattern is always 3012, which is a rotation from the least significant dimension to the most.
- After we recognize that we can look at the pattern in memory that the rotation causes.
- Then we can reduce it to a 2D operation.
- However, we in order to enable our generalized strategy (grid stride), we need to turn the operation into a 1D access pattern.
 - Looking at the transpose 3012 code, we can see that the 1D mapping is trivial.
 - But it creates coalesced reads only on one "side" of the mapping.
 - o In this case, the write side is coalesced, but the read side is not.
 - The transpose 1230 used by backward is nearly the same.

Part II outline : Convolution Forward and backward

- Role in project
- An ok general GPU strategy
- Forward and backward
 - Batched padding and padding removal
 - CPU
 - GPU
 - Batched tensor transposes
 - CPU
 - GPU
 - o Im2col and col2im
 - CPU
 - GPU

col2im and im2col

- Probably the two most important operations because this step actually does the reorganization in preparation for the filters to be applied by GEMM.
- Since we are using cublas for GEMM (and 2D transpose), these functions must be fast.
- Both are complex and difficult.
 - im2Col uses a 6D access pattern to map data to a 2D space.
 - col2im expand s2D space back to 4D through a 6D access pattern.
- Of course, these functions were drafted as grid stride kernels.

- unwraps each location where a filter would be applied into a row in a new 2D matrix
- Is an easy concept, but the filters are applied with a stride, and are not easy to index because they cannot be thought of as always odd, or always square like the book suggests.
- CAFFE EARLY VERSION

C.2 im2col

- Input matrix A is a result of a data-layout transformation, sized $(C_{in} \cdot K_u \cdot K_x) \times (N \cdot H' \cdot W')$.
- Kernel matrix F is the reshaped tensor w, with dimensions $C_{out} \times (C_{in} \cdot K_y \cdot K_x)$.
- Output matrix B has a size of $C_{out} \times (N \cdot H' \cdot W')$ and is reshaped to the output.

Algorithm:

Algorithm 4 im2col Convolution

```
1: for i = 0 to C_{in} \cdot K_u \cdot K_x in parallel do
        for j = 0 to N \cdot H' \cdot W' in parallel do
                                                           ▶ im2col. Work: N/A, Depth: N/A (layout only)
            A_{i,j} \leftarrow x_{...}
        end for
 5: end for
                                                                                       ▶ Matrix Multiplication
 7: B \leftarrow F \cdot A
                                                               \triangleright Work: C_{out} \cdot (C_{in} \cdot K_u \cdot K_x) \cdot (N \cdot H' \cdot W')
                                                                                 \triangleright Depth: \log_2 (C_{in} \cdot K_u \cdot K_x)
 9: for i = 0 to N in parallel do
        for j = 0 to C_{out} in parallel do
10:
            for k = 0 to H' in parallel do
11:
                 for l = 0 to W' in parallel do
12:
                     y_{i,j,k,l} \leftarrow B_{...}
                                                           13:
                 end for
14:
             end for
15:
        end for
16:
17: end for
```

- Complexity is in the indexing
- Given that our naive strategy is to first try grid strides, we need to turn this into a 1D pattern.
- The naive way to do this is to recognize that the outer 4
 dimensions can be collapsed almost exactly like the other 4D
 to 1D operations we did.
 - However, this leaves each thread to do a lot of work.
- A slightly less naive version can be achieved by <u>collapsing</u> the <u>last two dimensions</u> down to 1D.

- However, turning this operation into a grid stride loop is not the best approach in general.
- Both sides (read and write) are not coalesced.
- Data reuse occurs, so this is a prime candidate for shared memory usage.
 - Not a candidate for localization because the access locations are so divergent.
 - Would need a localized shared mem map (hash table) to enable it.

col2im


- col2im is <u>almost the same as im2col</u>, except that the addition of a summation requires the use of atomics.
- In this case, atomicAdd with grid stride is not horrible because the launch patterns will not cause constant contention.
 - But it is bad
 - Further work needs to be done to optimize both col2im and im2col, but examples for these functions are pretty limited.
 - Caffe (earlier version) code basically does what my naive code does plus the addition of managing the padding in the im2col / col2im.

III. Performance and comparison with CUDNN


Part III outline:

- Role in project
- Global pooling layer (CPU & GPU)
 - Completed by midterm
- CUDNN convolution implementation within framework
 - Forward & Backward
 - o Basic, Interface & notice
 - Improvement
- Experiment performance
 - Different convolution algorithms vs our Naive GPU implementation

CUDNN Workflow Big Picture



Cudnn convolution interface



Convolution layer

```
status_t convolution_forward_cudnn(\tensor_t const x, tensor_t const w, lcache_t* cache, conv_param_t const params, tensor_t y, cudnnHandle_t handle_, cudnnTensorDescriptor_t cudnnIdesc, cudnnTensorDescriptor_t cudnnOdesc, cudnnConvolutionDescriptor_t cudnnConvDesc);

status_t convolution_backward_cudnn(\tensor_t dx, tensor_t dw, lcache_t* cache, conv_param_t const params, tensor_t const dout, cudnnHandle_t handle_, cudnnTensorDescriptor_t cudnnIdesc, cudnnTensorDescriptor_t cudnnOdesc, cudnnTensorDescriptor_t cudnnOdesc, cudnnConvolutionDescriptor_t cudnnConvDesc);
```

Step 1: Create Descriptor

```
cudnnHandle_t handle_;
cudnnTensorDescriptor_t cudnnIdesc;
cudnnFilterDescriptor_t cudnnFdesc;
cudnnTensorDescriptor_t cudnnOdesc;
cudnnConvolutionDescriptor_t cudnnConvDesc;

checkCudnnErr(cudnnCreate(&handle_));

checkCudnnErr( cudnnCreateTensorDescriptor( &cudnnIdesc ));
checkCudnnErr( cudnnCreateFilterDescriptor( &cudnnFdesc ));
checkCudnnErr( cudnnCreateTensorDescriptor( &cudnnOdesc ));
checkCudnnErr( cudnnCreateTensorDescriptor( &cudnnOdesc ));
checkCudnnErr( cudnnCreateConvolutionDescriptor( &cudnnConvDesc ));
```

```
clean:
if (cudnnIdesc) cudnnDestroyTensorDescriptor(cudnnIdesc);
if (cudnnFdesc) cudnnDestroyFilterDescriptor(cudnnFdesc);
if (cudnnOdesc) cudnnDestroyTensorDescriptor(cudnnOdesc);
if (cudnnConvDesc) cudnnDestroyConvolutionDescriptor(cudnnConvDesc);
if (handle_) cudnnDestroy(handle_);
```

Step 1: Create Descriptor - continue... 1

- cudnnStatus_t cudnnCreate(cudnnHandle_t *handle)
- This function <u>initializes the cuDNN library</u> and <u>creates a handle to an opaque structure</u> <u>holding the cuDNN library context</u>. It allocates hardware resources on the host and device and must be called prior to making any other cuDNN library calls.

- cudnnStatus_t cudnnCreateTensorDescriptor(
 - cudnnTensorDescriptor_t *tensorDesc)
- This function creates a generic tensor descriptor object by <u>allocating the memory</u> needed to hold its opaque structure. The data is initialized to be all zero.

Step 1: Create Descriptor - continue... 2

cudnnStatus_t cudnnCreateConvolutionDescriptor(

cudnnConvolutionDescriptor_t *convDesc)

 This function creates a convolution descriptor object by allocating the memory needed to hold its opaque structure.

```
cudnnHandle_t handle_;
cudnnTensorDescriptor_t cudnnIdesc;
cudnnFilterDescriptor_t cudnnFdesc;
cudnnTensorDescriptor_t cudnnOdesc;
cudnnConvolutionDescriptor_t cudnnConvDesc;

checkCudnnErr(cudnnCreate(&handle_));

checkCudnnErr( cudnnCreateTensorDescriptor( &cudnnIdesc ));
checkCudnnErr( cudnnCreateFilterDescriptor( &cudnnFdesc ));
checkCudnnErr( cudnnCreateTensorDescriptor( &cudnnOdesc ));
checkCudnnErr( cudnnCreateTensorDescriptor( &cudnnOdesc ));
checkCudnnErr( cudnnCreateTensorDescriptor( &cudnnOdesc ));
```

Step 2: Set 4d Tensor for Input & Output

- Image Batches described as 4D Tensor [n, c, h, w] with stride support
 - o [nStride, cStride, hStride, wStride]

```
cudnnStatus_t cudnnSetTensor4dDescriptor(
    cudnnTensorDescriptor_t tensorDesc,
    cudnnTensorFormat_t format,
    cudnnDataType_t dataType,
    int n,
    int c,
    int h,
    int w)
```

- format = CUDNN_TENSOR_NCHW
 - CUDNN_TENSOR_NHWC (limited support)
 - CUDNN_TENSOR_NCHW_VECT_C
 - Each element of the tensor is a vector of multiple feature maps
- dataType = CUDNN_DATA_FLOAT
 - CUDNN_DATA_DOUBLE




Step 2: Set 4d Filter Descriptor

```
cudnnStatus_t cudnnSetFilter4dDescriptor(
    cudnnFilterDescriptor_t filterDesc,
    cudnnDataType_t dataType,
    cudnnTensorFormat_t format,
    int k,
    int c,
    int h,
    int w)
```

This function initializes a previously created filter descriptor object. The layout of the filters must be contiguous in memory.

Step 2: Set 2d Convolution layer

```
cudnnStatus t cudnnSetConvolution2dDescriptor(
    cudnnConvolutionDescriptor_t
                                      convDesc,
    int
                                      pad_h,
    int
                                      pad_w,
    int
                                      u,
    int
                                      V,
    int
                                      dilation_h,
    int
                                      dilation_w,
    cudnnConvolutionMode_t
                                      mode,
    cudnnDataType_t
                                      computeType)
```



- **u**: Vertical filter stride. **v**: Horizontal filter stride.
- mode = CUDNN_CONVOLUTION and CUDNN_CROSS_CORRELATION
 - Original Math convolution with 180 degree flip up → CUDNN_CONVOLUTION
 - \circ Without 180 degree flip up \rightarrow CUDNN_CROSS_CORRELATION
 - Pass my own verification code, but didn't match framework expected value lists
- dilation_h = 1.0, dilation_w = 0.0

Set Nd Tensor

```
cudnnStatus_t cudnnSetTensorNdDescriptor(
    cudnnTensorDescriptor_t tensorDesc,
    cudnnDataType_t dataType,
    int nbDims,
    const int dimA[],
    const int strideA[])
```

- nbDims = 4
- dimA[4] ={N, C, H, W}
- Generate stride

```
cudnnStatus_t cudnnSetFilterNdDescriptor(
    cudnnFilterDescriptor_t filterDesc,
    cudnnDataType_t dataType,
    cudnnTensorFormat_t format,
    int nbDims,
    const int filterDimA[])
```

How to generate stride for Nd Tensor

```
static void generateStrides(const int* dimA, int* strideA, int nbDims, cudnnTensorFormat_t filterFormat) {
    //For INT8x4 and INT8x32 we still compute standard strides here to input
    //into the cuDNN functions. We will manually scale by resizeFactor in the cpu ref.
    if (filterFormat == CUDNN_TENSOR_NCHW || filterFormat == CUDNN_TENSOR_NCHW_VECT_C) {
        strideA[nbDims-1] = 1 ;
        for(int d = nbDims-2 ; d >= 0 ; d--) {
            strideA[d] = strideA[d+1] * dimA[d+1] ;
        }
}
```

- StrideA[3] = 1
- StrideA[2] = dimA[3] = W
- StrideA[1] = dim[2] * strideA[2] = dimA[2] * dimA[3] = H * W
- StrideA[0] = dim[1] * strideA[1] = dimA[1] * dimA[2] * dimA[3] = N * H * W

```
generateStrides(dimA_padded, strideA_padded, 4, filterFormat);
generateStrides(outdimA_padded, outstrideA_padded, 4, filterFormat);
```

Set Nd Convolution

arrayLength = 2 (convDim)

```
cudnnStatus_t cudnnSetConvolutionNdDescriptor(
   cudnnConvolutionDescriptor_t convDesc,
   int arrayLength,
   const int padA[],
   const int filterStrideA[],
   const int dilationA[],
   cudnnConvolutionMode_t mode,
   cudnnDataType_t dataType)
```

Step 3: Get workspace size & cudaMalloc


```
checkCudnnErr ( cudnnGetConvolutionForwardWorkspaceSize(handle , cudnnIdesc, cudnnFdesc, cudnnConvDesc,
                                                          cudnnOdesc, algo, &workSpaceSize) );
if (workSpaceSize > 0) {
  cudaMalloc(&workSpace, workSpaceSize);
checkCudnnErr ( cudnnGetConvolutio BackwardDataWorkspaceSize(handle , cudnnFdesc, cudnnOdesc, cudnnConvDesc,
                                                             cudnnIdesc, algo data, &workSpaceSize) );
if (workSpaceSize > 0) {
  cudaMalloc(&workSpace, workSpaceSize);
checkCudnnErr ( cudnnGetConvolutionBackwardFilterWorkspaceSize(handle , cudnnIdesc, cudnnOdesc, cudnnConvDesc,
                                                               cudnnFdesc, algo weight, &workSpaceSize) );
if (workSpaceSize > 0) {
 cudaMalloc(&workSpace, workSpaceSize);
```

// free workSpace

(workSpace) cudaFree(workSpace);

Step 4: cudnn Convolution Forward

- Executes convolutions or cross-correlations over x using filters specified with w, returning results in y
- Input: x, w
- Output: y
- Algo
 - CUDNN_CONVOLUTION_FWD_ALGO_IMPLICIT_PRECOMP_GEMM
 - without actually explicitly form the matrix
 - CUDNN_CONVOLUTION_FWD_ALGO_GEMM
 - Significant workspace may be needed
 - CUDNN_CONVOLUTION_FWD_ALGO_FFT
 - CUDNN_CONVOLUTION_FWD_ALGO_FFT_TILING
 - CUDNN_CONVOLUTION_FWD_ALGO_WINOGRAD
 - CUDNN_CONVOLUTION_FWD_ALGO_WINOGRAD_NONFUSED
 - Significant workspace may be needed



Implementation of Forward

```
Alpha = 1, beta = 0
T ELEM* devPtrI=x.data;
T ELEM* devPtrF=w.data;
T ELEM* devPtr0=y.data;
checkCudnnErr ( cudnnConvolutionForward (handle ,
                                           (void*)(&alpha),
                                           cudnnIdesc, devPtrI,
                                           cudnnFdesc, devPtrF,
                                           cudnnConvDesc,
                                           algo,
                                           workSpace, workSpaceSize,
                                           (void*)(&beta),
                                           cudnn0desc, devPtr0) );
checkCudaErr( cudaDeviceSynchronize() );
```

Step 4: cudnn Convolution Backward Data

- Computes the convolution data gradient of the tensor dy
- Input: w, dy
- Output: dx
- Algo
 - o CUDNN_CONVOLUTION_BWD_DATA_ALGO_0
 - Non deterministic
 - CUDNN_CONVOLUTION_BWD_DATA_ALGO_1
 - This algorithm expresses the convolution as a matrix product without actually explicitly form the matrix that holds the input tensor data. The results are deterministic.
 - CUDNN_CONVOLUTION_BWD_DATA_ALGO_FFT
 - CUDNN_CONVOLUTION_BWD_DATA_ALGO_FFT_TILING
 - CUDNN_CONVOLUTION_BWD_DATA_ALGO_WINOGRAD
 - Compile error: Undefined enum
 - CUDNN_CONVOLUTION_BWD_DATA_ALGO_WINOGRAD_NONF USED
 - Compile error: Undefined enum

```
cudnnStatus t cudnnConvolutionBackwardData(
  cudnnHandle t
                              handle.
                          *alpha,
  const void
  const cudnn Filter Descriptor t
                                  wDesc.
  const void
  const cudnnTensorDescriptor t
                                   dyDesc,
  const void
  const cudnnConvolutionDescriptor t convDesc,
  cudnnConvolutionBwdDataAlgo t
                                      algo,
  void
                         *workSpace,
  size t
                         workSpaceSizeInBytes,
  const void
                          *beta.
  const cudnn Tensor Descriptor t
                                   dxDesc.
  void
                         *dx)
```

Call Backward convolution data

```
T ELEM* devPtr dx = dx.data;
T ELEM* devPtr w = w.data;
T ELEM* devPtr x = x.data;
T ELEM* devPtr dw = dw.data;
T ELEM* devPtr0 = dout.data;
checkCudnnErr ( cudnnConvolutionBackwardData (handle ,
                                                  (void*)(&alpha),
                                                  cudnnFdesc, devPtr w,
                                                  cudnnOdesc, devPtrO,
                                                  cudnnConvDesc,
                                                  algo data,
                                                  workSpace, workSpaceSize,
                                                  (void*)(&beta),
                                                  cudnnIdesc, devPtr dx)
checkCudaErr( cudaDeviceSynchronize() );
```

Step 4: cudnn Convolution Backward Filter

- Computes the convolution weight gradient of the tensor dy
- Input: x, dy
- Output: dw
- Algo
 - CUDNN_CONVOLUTION_BWD_FILTER_ALGO_0
 - Non deterministic
 - CUDNN_CONVOLUTION_BWD_FILTER_ALGO_1
 - This algorithm expresses the convolution as a matrix product without actually explicitly form the matrix that holds the input tensor data. The results are deterministic.
 - CUDNN_CONVOLUTION_BWD_FILTER_ALGO_FFT
 - CUDNN_CONVOLUTION_BWD_FILTER_ALGO_FFT_TILING
 - CUDNN_CONVOLUTION_BWD_FILTER_ALGO_WINOGRAD
 - Compile error: Undefined enum
 - CUDNN_CONVOLUTION_BWD_FILTER_ALGO_WINOGRAD_NON FUSED
 - Compile error: Undefined enum

```
cudnnStatus t cudnnConvolutionBackwardFilter(
 cudnnHandle t
                              handle,
 const void
                           *alpha,
  const cudnn Tensor Descriptor t
                                   xDesc.
 const void
  const cudnn Tensor Descriptor t
                                   dyDesc,
 const void
  const cudnnConvolutionDescriptor t convDesc,
 cudnnConvolutionBwdFilterAlgo t
 void
                         *workSpace,
 size t
                         workSpaceSizeInBytes,
  const void
                           *beta.
 const cudnn Filter Descriptor t
                                  dwDesc.
  void
                         *dw)
```

Call Backward convolution filter

```
T ELEM* devPtr dx = dx.data;
T ELEM* devPtr w = w.data;
T ELEM* devPtr x = x.data;
T ELEM* devPtr dw = dw.data;
T ELEM* devPtr0 = dout.data;
checkCudnnErr ( cudnnConvolutionBackwardFilter (handle ,
                                                     (void*)(&alpha),
                                                     cudnnIdesc, devPtr x,
                                                     cudnnOdesc, devPtrO,
                                                     cudnnConvDesc,
                                                     algo weight,
                                                     workSpace, workSpaceSize,
                                                     (void*)(&beta)
                                                     cudnnFdesc, devPtr dw)
checkCudaErr( cudaDeviceSynchronize() );
```

Forward Verification

- Google test module
- Relative error Less than 1e-7

```
tensor t y ref = tensor make alike(y);
double value list[] = {
   0.02553947, 0.03144079, 0.01900658, 0.00722368, 0.01273026,
   0.00692763, -0.01332237, -0.01829605, -0.03984868, -0.07407237,
    -0.09432237, -0.07371711, -0.05403947, -0.09183553, -0.10640132,
    -0.07898684, 0.05964474, 0.09219079, 0.09894079, 0.06690789,
    0.10225658, 0.15560526, 0.16413158, 0.10959868, 0.12641447,
    0.18971053. 0.19823684. 0.13091447. 0.08238158.
                                                      0.12238816.
    0.12700658. 0.08301316. 0.09375.
                                         0.15294079.
                                                      0.178875.
   0.12659211, 0.19178289, 0.30428289, 0.34158553, 0.23749342,
   0.29267763, 0.45349342, 0.49079605, 0.33554605, 0.21880263,
   0.33661184, 0.36041447, 0.24501316, -0.36098684, -0.56540132,
    -0.57783553, -0.40203947, -0.61821711, -0.96507237, -0.98532237,
    -0.68334868, -0.67079605, -1.04607237, -1.06632237, -0.73876974,
    -0.50877632, -0.79099342, -0.80555921, -0.55646053, 0.28701316,
    0.41619079, 0.42294079, 0.27153947, 0.39215132, 0.56486842,
    0.57339474, 0.36538816, 0.41630921, 0.59897368, 0.6075,
   0.38670395, 0.24153947, 0.34407237, 0.34869079,
                                                      0.21943421.
   0.93501316, 1.39778289, 1.42371711, 0.94511842, 1.40251974,
   2.09480921, 2.13211184, 1.414125,
                                        1.50341447, 2.24401974,
   2.28132237. 1.51217763. 0.99185526. 1.47913816. 1.50294079.
   0.99532895};
tensor fill list(y ref, value list, array size(value list));
T rel err = tensor rel error(y ref, y);
EXPECT LT(rel err, 1e-7);
PINF("Cudnn forward Consistent with expected results");
```

Backward Verification

- Numerical test
- Relative Less than 1e-5
 - Data (dx)
 - o 5.94404e-05 vs 1e-07
 - Weight (dw)
 - o 1.35738e-05 vs 1e-07

```
tensor t x copy = tensor make copy(x);
tensor t w copy = tensor make copy(w);
tensor t dx ref = tensor make alike(x);
tensor t dw ref = tensor make alike(w);
eval numerical gradient(
    [&](tensor t const in, tensor t out) {
      convolution forward(in, w copy, nullptr, conv params, out);
    x, dy, dx ref);
EXPECT LT(tensor rel error(dx ref, dx), 1e-4);
PINF("cudnn gradient check of x... is ok");
eval numerical gradient(
    [&](tensor t const in, tensor t out) {
      convolution forward(x copy, in, nullptr, conv params, out);
    w, dy, dw ref);
EXPECT LT(tensor rel error(dw ref, dw), 1e-4);
PINF("cudnn gradient check of w... is ok");
EXPECT EQ(ret, S OK);
```

Bench test improvement

- Cuda malloc device memory outside
- Create descriptor outside the test
- After Forward, intermediate data are stored in cache

```
O >
```

```
o w
```

```
cudnnHandle_t handle_;
cudnnTensorDescriptor_t cudnnIdesc;
cudnnFilterDescriptor_t cudnnFdesc;
cudnnTensorDescriptor_t cudnnOdesc;
cudnnTensorDescriptor_t cudnnOdesc;
cudnnConvolutionDescriptor_t cudnnConvDesc;

checkCudnnErr(cudnnCreate(&handle_));

checkCudnnErr( cudnnCreateTensorDescriptor( &cudnnIdesc ));
checkCudnnErr( cudnnCreateFilterDescriptor( &cudnnFdesc ));
checkCudnnErr( cudnnCreateTensorDescriptor( &cudnnOdesc ));
checkCudnnErr( cudnnCreateTensorDescriptor( &cudnnOdesc ));
```

for (uint i = 0; i < nr iterations; i++) {

auto t1 = get timepoint();

```
status t ret =
     convolution forward cudnn(d x, d w, &cache, conv params, d y,
          handle , cudnnIdesc, cudnnFdesc, cudnnOdesc, cudnnConvDesc);
  EXPECT EQ(ret, S OK);
  auto t2 = get timepoint();
  forward times.emplace back(elapsed ms(t1, t2));
  t1 = get timepoint();
  ret = convolution backward cudnn(d dx, d dw, &cache, conv params, d dy,
                                   handle . cudnnIdesc. cudnnFdesc. cudnnOdesc. cudn
  EXPECT EQ(ret, S OK);
  t2 = get timepoint();
  backward times.emplace back(elapsed ms(t1, t2));
clean:
if (cudnnIdesc) cudnnDestroyTensorDescriptor(cudnnIdesc);
  (cudnnFdesc) cudnnDestroyFilterDescriptor(cudnnFdesc);
if (cudnnOdesc) cudnnDestroyTensorDescriptor(cudnnOdesc);
   (cudnnConvDesc) cudnnDestroyConvolutionDescriptor(cudnnConvDesc);
if (handle ) cudnnDestroy(handle );
```

Compile & Build

- git clone https://github.com/fengggli/gpu-computing-materials
- mkdir build
- cd build
- cmake ..
- ccmake ..
 - Choose option USE FLOAT32 & CUDA & CUDNN
- make
- ./tests/test-layer-conv-cudnn
- ./tests/bench-conv-cudnn

Experiment setup


nr_imgs	nr_input_channel			kerne(filter size) h/w	pad	stride
N	С	H and W	F	HH and WW		
1	4	32	1	3	1	1
1	4	32	4	3	1	1
1	4	32	16	3	1	1
4	4	32	1	3	1	1
4	4	32	4	3	1	1
4	4	32	16	3	1	1
16	4	32	1	3	1	1
16	4	32	4	3	1	1
16	4	32	16	3	1	1

• Cudnn

- o Forward: Implicit_gemm / FFT/ FFT tiling/ Winograd
- Backward: Implicit_gemm / FFT

Custom

- > V1
- o V2



Conclusion

- Framework and Network. (Feng)
- Optimized GPU convolution layer. (Chris)
- Performance and Comparison with CUDNN. (Yuankun)

A lot more results coming soon!

Q&A

Thanks!