



Qualcomm Confidential and Proprietary

Qualcomm Confidential and Proprietary

Restricted Distribution. Not to be distributed to anyone who is not an employee of either Qualcomm or a subsidiary of Qualcomm without the express approval of Qualcomm's Configuration Management.

Not to be used, copied, reproduced in whole or in part, nor its contents revealed in any manner to others without the express written permission of Qualcomm.

Qualcomm reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed for any damages arising directly or indirectly by their use or application. The information provided in this document is provided on an "as is" basis.

This document contains Qualcomm confidential and proprietary information and must be shredded when discarded.

QUALCOMM is a registered trademark of QUALCOMM Incorporated in the United States and may be registered in other countries. Other product and brand names may be trademarks or registered trademarks of their respective owners. CDMA2000 is a registered certification mark of the Telecommunications Industry Association, used under license. ARM is a registered trademark of ARM Limited.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

Qualcomm Confidential and Proprietary

QUALCOMM Incorporated
5775 Morehouse Drive
San Diego, CA 92121-1714
U.S.A.
Copyright © 2011-2012 QUALCOMM Incorporated.
All rights reserved.

Revision History

Version	Date	Description	
Α	Mar 2011	Initial release	
В	May 2011	Numerous changes were made to this document. It should be read in its entirety.	
С	Mar 2012	Updated Interrupt operation (pertaining to modem Hexagon® PN driver), overview, VREG interfaces, 19.2 MHz – XO and RC oscillator; added Switch Mode Battery Charging section	

Contents

- Introduction
- System Clocks
- Voltage Regulator
- Interrupt Manager (IRQ)
- Multipurpose Pins
- GPIO
- Analog Multiplexer
- External Interfaces
- Hard Reset
- UART Multiplexing
- Battery Management
- Switch Mode Battery Charger
- References
- Questions?




Objectives

- At the end of this presentation, you will understand:
 - System clocks
 - Voltage regulator
 - Interrupt Manager (IRQ)
 - Multipurpose pins
 - GPIO
 - Analog multiplexer
 - External interfaces
 - Hard reset feature
 - Switch Mode Battery Charger
 - UART multiplexing

Scope

- This presentation describes PMIC8921 features, functions, API and application examples
- This document is applicable to:
 - Chipset Qualcomm MSM8960 ASIC
- PMIC software for modem (Hexagon) is at:




PMIC Features Comparison

Features	PM8058	PM8921
# LDOs Power Switches	26 2	28 (9)
Battery Management Services (BMS: Fuel Gauge)	No	Yes
Switch Mode Charger	No	Yes
RUIM/SIM Level Translator	Yes	Yes
USB OTG Switch	No	Yes
OVP	28 V	30V
IRQ Manager	Secure	Secure
32 kHz Buffer	3	3
XO buffer	4	5
Sleep Clock Generator	32 KHz Xtal XO/Div	32 KHz Xtal Cal RC
Autonomous charger	Yes	Yes
Trickle charger	Yes	Yes
Pre charge indicator	Yes (LED 5 mA)	Yes
CCCV charger	Yes	Yes
CV charger	Yes	Yes
Pulse charger	Yes	No

Features	PM8058	PM8921
HKADC	15 bits	15 bits
19.2 MHz XO	Yes	Yes
Vibrator Driver	1	1
General purpose LED driver	3 (40 mA) 3 (300 mA)	3 (40 mA) 1 (300 mA)
LPG (Light Pulse Generator)	8 channels	8 channels
RF PA controller	6	No
GPIO	40	44
MPP	12	12
8x18 Keypad scanner	Yes	Yes
MPM support	Yes	Yes
#LDOs	18	28
Buck regulator	5	6, 1.5A each 2 (FT) 2.0 A each
Boost	No	No
Camera Flash	Torch mode	Torch mode
OTHC	3	3
Size (mm)	7 x 7	7.8 x 7.8

PM8921 Functional Block Diagram






Overview


- PM8921 includes several clock circuits with outputs used for general housekeeping functions and elsewhere within the handset system.
 - 19.2 MHz crystal oscillator (XO) circuit
 - Relaxation Crystal (RC) oscillator (internal 19.2 MHz)
 - 32.768 kHz crystal oscillator (XTAL)
 - Divided and buffered clock for MP3 support
 - One dedicated sleep clock output; two additional sleep clock output buffers from GPIO
 - Switch Mode Power Supply (SMPS) clocks
- An example XO distribution scheme based on the MSM8x60 chipset is shown in the following figure.

System Clocks Block Diagram

All clock outputs are now rail to rail outputs – the Ax outputs are low noise where as the Dx outputs are low power outputs

1) Analog buffers: PWR = VREG L13;





19.2 MHz – XO and RC Oscillator

- 19.2 MHz crystal oscillator (XO) circuit
 - The XO signal is the handset's primary timing and frequency reference.

- RC oscillator (19.2 MHz)
 - The RC oscillator is the default clock source during PMIC power-up. It is used until the MSM IC clears interrupts that allow switchovers to the 32.768 kHz crystal oscillator and the 19.2 MHz XO source. Transitions between the clock sources are synchronized to ensure valid pulses at the SLEEP_CLK output(s) and the SMPS input (wide pulse widths, no glitches). After the switchovers are made, the internal RC oscillator is powered down to reduce power consumption.


XO Buffers

- PM8921has five XO buffers
 - Two digital buffers
 - Three analog buffers
- Buffers can be configured in either Manual or Automatic mode

- In Manual mode, buffer output and supply voltage can be turned ON and OFF
- In Automatic mode, buffer output and supply voltage are controlled by the external enable pin

Buffered Sleep Clock Outputs and SMPS Clocks

- Buffered sleep clock outputs
 - Three SLEEP CLK outputs are derived from one of three sources
 - 32.768 kHz external crystal source (high accuracy)
 - 19.2 MHz XO divided by 586 (32.7645 kHz nominal); this can be used only if RTC functions and SMPL features are not supported
 - 19.2 MHz RC oscillator divided by 586
- SMPS clocks
 - Switched mode power supplies are driven by one of two clock sources
 - 19.2 MHz XO source (external)
 - 19.2 MHz RC oscillator (internal)
 - To Select Clock Source and Dividers to configure switching frequency



Overview

- The output voltage regulation circuits generate all regulated voltages needed for most low-cost wireless handset applications (and many others). Independent regulated power sources are required for various electronic functions to avoid signal corruption between diverse circuits, support power sequencing, and meet different voltage-level requirements. There are 44 voltage regulators provided, all programmable, all derived from a common band gap reference.
 - 6 HF-SMPS (High Frequency SMPS) or buck converters
 - 2 FT-SMPS (Fast Transient SMPS)
 - 28 LDO regulators
 - 1 Negative Voltage Charge Pump (NCP) rated for -1.8 V/200 mA

- 7 low voltage switches (LVS)
- 2 medium voltage switches (MVS)

VREG Interfaces

- Controlling voltage regulators
 - Voltage regulators can be
 - Turned on or off (enabled/disabled)
 - Set to a specific voltage level
 - Operating modes, i.e., HPM/LPM that optimize their operation for a high/low current loading condition
 - API examples from PMIC driver in SBL3:

```
pm_vreg_set_level() /*Configures voltage level*/
pm lp mode control() /*Enables/disables LPM for LDOs*/
pm_vreg_smps_config() /*HPM/LPM etc. for SMPSs*/
```


Modem PMIC driver uses NPA and PAM based implementation

- NPA: Node Power Architecture, a resource management framework in BSP layer
- PAM: PMIC Arbitration Matrix (maps client operating modes into PMIC rail configs)
- All rail configuration requests are forwarded to RPM, which consolidates from other processors on SoC as well.
- HLOS implementation is HLOS dependent.



Overview

- PMIC generates several interrupts to MSM SoC for events like a valid charger is present, die temperature is too hot, battery voltage is low, etc.
- All PMIC interrupts to MSM are tied to just three physical interrupt lines from PMIC (called domains)
- Each interrupt will
 - Always assert PM_INT_SEC_N
 - Assert PM_INT_MDM_N if PMIC was configured to assert that line for that interrupt
 - Assert PM_INT_USR_N if PMIC was configured to assert that line for that interrupt



Overview (cont.)

- Typical expected interrupt routing for the three interrupt domains is:
 - PM INT_MDM_ N Standard interrupt to the modem processor
 - PM_INT_SEC_N Secure interrupt to the secure root of trust
 - PM_INT_USR_N User interrupt to the applications processor

Overview (cont.)

- Each interrupt/event has the following associated SBI bits:
 - Interrupt mask (read/write)
 - When set, this bit allows the modem device to ignore the interrupting event.
 - The latched status is hidden and PM INT MDM N is not asserted.
 - Domain (read/write)
 - Interrupt real-time status (read-only)
 - This bit follows the real-time interrupt event status (active or inactive) for standard configuration interrupts (highlighted in blue in the figure).
 - Interrupt latched status (read-only)
 - This bit is set when the interrupt event is active and the interrupt mask bit is cleared. It stays set until the interrupt clear bit is set.
 - This bit can only be read while the interrupt mask bit is cleared.

- Interrupt clear (read/write)
 - Setting this bit clears the interrupt event's latched status.
 - It is cleared automatically after the latched status is read, which has no effect other than allowing it to be set later to again clear the event's latched status.

Interrupt Operation (Pertaining Modem Hexagon PMIC Driver)

- PMIC interrupts modem through PM_INT_MDM_N Routed to an MSM GPIO that would be configured as an interrupt by the modem software)
- All interrupts are masked by default
- APIs used for ISR configuration
 - To register an ISR

Qualcomm Confidential and Proprietary

Interrupt can be configured using

Interrupt Operation (cont.)

- APIs used for ISR configuration (cont.)
 - Interrupt can be cleared using

```
pm clear irq ( pm irq hdl type irq id ); /*Which IRQ*/
```

The RT status of an interrupt can be read using

```
pm get rt status ( pm irq hdl type rt status id , /*Which IRQ*/
                   boolean *rt_status );
```

The latched status of an interrupt can be read using

```
pm get irg status (pm irg hdl type irg id , /*Which IRO*/
                  boolean *status);
```

Power-On Latched Interrupts


- The phone can be triggered to power on when one or more of the following events occur:
 - Cable power-on
 - RTC alarm
 - SMPL
 - Keypad power-on key
 - Charger
 - Hard Reset
- Related API
 - This API can be used determine the reason for the auto power-on event

```
pm_err_flag_type pm_get_power_on_status(uint32* pwr_on_status);
```



Overview

- There are 12 Multipurpose Pins (MPP) available.
- MPPs in the PMIC have a similar operation as the GPIO pins on MSM.



Common uses

- Custom features
 - CBLPWRON (two dedicated, MPP11 and MPP12)
 - UIM-level shifter
- Generic features
 - General ADC inputs
 - Battery measurement
 - XO temperature
 - PA temperature
 - Light measurement
 - Joystick position measurement
 - GSM PA voltage reference


Configuration Options

Each MPP can be SBI-programmed to any digital input, digital output, bidirectional I/O, analog input, analog output, and current sync configuration.

```
pm_mpp_config_digital_input() /*Interrupt */
pm mpp config digital output() /*Used as a switch-level translator */
pm_mpp_config_digital_inout() /*RUIM-level translator */
pm_mpp_config_analog_input() /*Routed to AMUX as an input to HKADC */
pm mpp config analog output() /*Output reference voltage */
pm mpp config i sink() /*Programmable current sink (LEDs) */
```

MPP Pairs

- Each MPP can be used independently or paired with its complement and used as a level or a bidirectional translator.
- In a level translator application, either side (MPP odd or MPP even) can be configured as the input or output. Each side is pulled up to a selectable power supply, and the two are connected on the internal side of the blocks by using a switch at the even MPP block.







Overview

- There are 44 GPIOs
- GPIO pins in PMIC have a similar functionality as the MPPs; differences between the two are:
 - No analog circuit; PMIC GPIO cannot handle analog signal
 - PMIC GPIO block is at least 10x faster than similar MPP block

- General applications
 - Keypad
 - UART level translation

GPIO – Diagram






GPIO-Related APIs


GPIO APIs

```
pm_gpio_config_digital_input() /*GPIO as digital input*/
pm_gpio_config_digital_output() /*GPIO as digital output*/
pm_gpio_set_ext_pin_config() /*Puts EXT_PIN at high Z state and disables the
block */
```

General Application – UART-Level Translation




GPIO Application Example – PWM Current Drivers





Analog Multiplexer



Overview

- General housekeeping functions include analog multiplexing with voltage scaling, the HK/XO ADC, system clock circuits, a real-time clock, and over-temperature protection.
- The PMIC includes a 16-to-1 Analog Multiplexer (AMUX) that selects a single analog signal for routing to XOADC module for analog-to-digital conversion. The 16 multiplexer inputs are derived from five internal connections, six hardwired external connections, and MPPs that can be configured as multiplexer inputs.
- The IC MPPs are configured as analog inputs that are routed through switch circuits to create five multiplexer inputs, which are available to monitor system parameters, such as temperature and battery ID.
- The output of the AMUX is offset-adjusted, and then the new analog voltage is scaled. Both the offset and gain are SBI-programmable.
- The XOADC is a 15 bit type of analog-to-digital converter.

Application Example

 To read the battery ID and detect if it is connected to MPP1, the following setup is required:

```
/*Configure MPP1 as an analog input and assign it to one of
 the analog MUX channels (5 to 9)*/
 pm_mpp_config_analog_input(PM_MPP__1, PM_MPP__AIN__CH_AMUX5);
 pm xoadc init();
 pm_xoadc_reset_filter();
/*Selects the input, PMIC AMUX channels, for XO ADC
 conversion. */
 • pm xoadc set input(PM XOADC INPUT PMIC);
/*Sets the XOADC decimation ratio and the XOADC clock rate to
 give the sampling rate. */
 • pm xoadc set decimation ratio(PM XOADC DECIMATION RATIO 32K)
 • pm xoadc set conversion rate(PM XOADC CONVERSION RATE
   TCXO DIV 4);
```


Application Example (cont.)

 To read the battery ID and detect if it is connected to MPP1, the following setup is required: (cont.)

```
/*Sets the XOADC decimation filter configuration */
    pm_xoadc_set_filter_config(PM_XOADC_FILTER_ENABLE_SINC1_ENABLE_SINC2);
/*Starts the XOADC conversion. */
    pm_xoadc_enable_modulator(PM_XOADC_ENABLE_CMD);
/*Reads the PMIC XOADC data (24 bits). Only 16 bits are used.
1 MSM sign bit + 15 data bits. 2's complement form*/
    pm_xoadc_read_data(&test_read);
/*Stops the XOADC conversion. */
    pm_xoadc_enable_modulator(PM_XOADC_DISABLE_CMD);
```



External Interface



Overview

- A variety of user interface circuits extend the PMIC capabilities and reduce the external support circuits required in typical handset applications. The user interfaces and supporting circuits include:
 - Light pulse generator (LPG)
 - Current driver and related outputs
 - LPG controls for external current drivers (GPIOs)
 - Fixed 5 mA Auto Trickle Charging (ATC) indicator
 - Programmable current sinks for driving LEDs
 - Programmable high-voltage Flash and backlight drivers

- Vibration motor driver for silent alarms
- Three headset send/end detection and mic bias pins
- Joystick support (GPIOs and MPP)
- Keypad interface (GPIOs)


LCD/Keypad and Flash LED drivers

LCD/keypad

```
/*Turns on or off and sets to different levels of intensity */
  pm_set_led_intensity()
```

Vibrator Motor Driver

- Vibrator motor driver is a low-side voltage regulator that drives a 1.3 V to 3 V motor; can be turned on or off, and set to different modes, e.g., Manual or Automatic
 - pm_vib_mot_set_volt()
 - pm_vib_mot_set_mode()
 - pm_vib_mot_set_polarity()



Vibrator Application Example

 Alerting the handset user of incoming calls is supported with automatic vibration. The vibrator will turn on (3 V) if MPP5 is high and turn off if MPP5 is low.

```
/*Disables the vibrator Motor */
 err = pm vib mot set volt(0);
/*Configures MPP5 to be a digital input, sets the voltage
 reference to MSMP VREG, and drives data bus 2 (DBUS2). */
 err |= pm_mpp_config_digital_input(PM_MPP_5,
  PM MPP DLOGIC LVL MSMP, PM MPP DLOGIC IN DBUS2);
/*Configures vibrator motor to automatic and uses DBUS2 as
 the control line. */
 err |= pm_vib_mot_set_mode(PM_VIB_MOT_MODE__DBUS2);
/*Configures DBUS polarity to active high. */
 err |= pm_vib_mot_set_polarity(PM_VIB_MOT_POL__ACTIVE_HIGH);
/*Configures the vibrator motor to 3 V. */
 err |= pm_vib_mot_set_volt(3000);
```

Vibrator Application Example (cont.)


• At this point, the vibrator turns on (3 V) if MPP5 is high and turns off if MPP5 is low.

Current Drivers

- The PMIC includes a set of dedicated current drivers. There are MPPs that can be configured as current sinks and GPIOs that can be connected to a Pulse Width Modulation (PWM) generator for flashing LEDs, and GPIOs that can be configured as digital output for driving external current sinks.
 - A fixed 5 mA driver can be enabled/disabled to indicate the status of the auto trickle charger (LED ATC).
 - MPPs can be configured as current sinks (LED_DRV_N).
 - The embedded PWM generator (LPG) can be routed to GPIOs for controlling off-chip drivers.

PAGE 49

Current Drivers (cont.)



HSED and MIC BIAS


- The PMIC supports Headset Send/End Detection (HSED) Also known as One-Touch Headset Control (OTHC). Three HSED BIAS circuits and I/Os, each providing microphone biasing and HSED.
- Each HSED BIAS pin serves a dual purpose
 - Generates the microphone bias
 - Detects headset switch changes
- Switch transitions are reported via interrupts to the modem device.
- Normally Open (NO) and Normally Closed (NC) MIC End/Send buttons are supported.
- Insertion/removal detection is supported for NO headsets, but not NC types.

HSED and MIC BIAS (cont.)

Related APIs

```
/*Sets current thresholds. 10 to 160 \mu A for NC and 200 to 1700 \mu A
 for NO */
 pm hsed set current threshold()
/*Configures HSED to always ON, OFF, follows TCXO EN or (PWM |
 TCXO EN) control */
 pm hsed enable()
/*Configures the hysteresis clock (1.024 kHz) predivider and the
 hysteresis clock*/
 pm_hsed_set_hysteresis()
/*Configures the period clock (1.024 kHz) predivider and the period
 clock */
 pm_hsed_set_period()
```


HSED and MIC BIAS (cont.)





Hard Reset

 The PMIC includes a feature that allows the handset user to force a hard reset. If the handset locks-up for any reason, including an improper modem IC shutdown, an external switch can be pressed that will cause the PMIC to reset the handset, orchestrate a new power-on sequence, and renew normal operation.



Hard Reset (cont.)


Related APIs

```
/*Enable hard reset*/
 pm_pwron_hard_reset_enable()
/*Configure the delay timer. The default value is 500 ms*/
 • pm pwron hard reset delay timer set()
/*Configure the debounce timer. The default value is 3072 ms*/
 pm_pwron_hard_reset_debounce_timer_set()
```



UART Multiplexing

 The PMIC includes two 3-to-1 multiplexers for routing three phone-level UART interfaces to a single MSM or QSC interface; one multiplexer for the Rx path and one for the Tx path. The associated I/Os are implemented using GPIOs.



Related API:

```
/*Selects input channel on 3:1 multiplexer*/
 pm gpio set mux ctrl()
```



Battery Management Services

- Battery fuel gauge for accurate management of battery resources.
- The module provides function to monitor the battery capacity in conjunction with XOADC, which provides battery voltage information when needed.
- The following PMIC BMS related functions are:
 - Enable/disable BMS module pm_bms_enable()
 - Set mode Overide/Automatic (default) pm_bms_set_mode()
 - Enable VBAT measurement in Overide mode pm_bms_enable_vbat()
 - Configure BMS output data register to get resistance measurement pm_bms_config_Output()
 - Read 16-bit output data pm_bms_read_output_data()



Overview

- With autonomous charging, the PMIC is able to control charging without software intervention
- After a successful startup, the state machine recognizes if the battery needs to be charged and takes the appropriate steps; it conducts battery charging until the end-of-charge requirements are met, and then it stops charging and allows the external supply to power the handset until the freshly charged battery is needed
- Other features of the autonomous charging state machine are:
 - Trickle charging algorithm
 - Fast charging algorithm
- Key SMBC advantage over a linear regulator as the core charger circuit
 - Higher efficiency (and therefore less heat generated)

Note: Pulse charging is not available during state machine operation; it is only available when the handset is using its software-controlled charging mode.

References

Ref.	Document	
Qualcomm		
Q1	Application Note: Software Glossary for Customers	CL93-V3077-1
Q3	PM8921™ Power Management IC Device Specification	80-N4420-1
Q4	PM8921™ Power Management IC Revision Guide	80-N4420-4
Q6	MSM8960™ Chipset Training: PM8921™ Power Management Topics	80-N1622-25

