




野火_EBF6ULL S1 核心板V1.0_原理图 目录 目录 Page 1 历史版本 Page 2 CPU电源 Page 3 CPU PERI x1 Page 4 CPU PERI x2 Page 5 Page 6 DDR3L Page 7 eMMC/NAND FLAH Page 8 BOOT CFG 引出IO Page 9 Page 10 FUSE MAP Page 11 Page 12 东莞野火电子技术有限公司 https://fire-stm32.taobao.com 野火_EBF6ULL S1 核心板_原理图 Size Document Number A3 目录 Rev V1.0 Date: Monday, October 14, 2019 Sheet 1 of 10















启动设置 默认从NAND flash启动 BOOT_MODE1 BOOT_MODE0 BT_CFG1[4] BT_CFG1[5] BT_CFG1[7] BT_CFG2[3] BT_CFG2[6] BT CFG1[6] USB 0 Х Х Х х Х Х NAND 1 0 1 0 0 0 0 1 eMMC 0 0 0 1 1 1 1 1 从NAND flash启动:焊R65、R67、R69 从eMMC启动:焊R65、R67、R68、R70、R71 VDD_SNVS_IN BOOT_MODE0 >> BOOT_MODE0 PD (100K) BOOT_MODE1 >> BOOT_MODE1 PD (100K) LCD_DATA4 >> LCD_DATA4 BT_CFG1[4] LCD_DATA5 >> LCD_DATA5 BT_CFG1[5] [5,9] LCD_DATA6 >> LCD_DATA6 BT_CFG1[6] >> LCD_DATA7 BT_CFG1[7] LCD_DATA7 LCD_DATA11 >> LCD_DATA11 BT_CFG2[3] LCD_DATA13 >> LCD_DATA13 BT_CFG2[5] [5,9] LCD_DATA14 >> LCD_DATA14 BT_CFG2[6] LCD_DATA15 >> LCD_DATA15 BT_CFG2[7] 东莞野火电子技术有限公司 https://fire-stm32.taobao.com 野火_EBF6ULL S1 核心板_原理图 Size A3 Document Number BOOT CFG V1.0 Date: Monday, October 14, 2019 Sheet 8 of 10



USE MAP								
	0/1	0/1	0/1	1	0	0	0	0
TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0
QSPI	0	0	0	1	Reserved		DDRSMP: "000" : Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDX 00 - Noi 01 - Hig 10 - SDF 11 - SDF	C Speed mal/SDR12 h/SDR25 ISO 1104	SD Power Cycle Enable '0' - No power Cycle '1' - Enabled via 'USDHC RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Selfor SDR50 and SDR104 or 0' - through SD pad '1' - direct
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - Highl 1- Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Selfor SDR50 and SDR104 or 0' - through SD pad '1' - direct
NAND	1	BT_TOGGLEMODE	Pages In 00 - 128 01 - 64 10 - 32 11 - 256	s Block:	Nand N 00 - 1 01 - 2 10 - 4 11 - Res	umber Of Devices: erved	Nand Row_au 00 - 3 01 - 2 10 - 4 11 - 5	ddress_bytes:
	0	0	0	0	1	0	0	0
TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0
QSPI	Reserved	4SPHS: Half Speed Phase Selection 7 : select sampling at non-inverted cis 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection isk 0 : one clack delay 1: two clack delay	PSPHS: Full Speed Phase Selection 9: select sampling at non-inverted cla 1: select sampling at inverted clack	FSDLY: Full Speed Delay selection the one clock delay I: two clock delay	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM	Muxing Scheme: 00 - A/D16 01 - A-DH 10 - A-DH 11- Reserved		OneNan 00 - 1KB 01 - 2KB 10 - 4KB 11 - Res	d Page Size: erved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	'00' - 1 TBD	bration Step	Bus Width: 0 - 1-bit 1 - 4-bit	01 - e 10 - k 11 - k	ielect: SOMC1 SOMC2 leserved leserved	Boat Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
MMC/eMMC	Bits (Meth): 600 - 1-646 600 - 4-646 600 - 4-646 100 - 4-646 (Con Panic Ca) 100 - 4-646 (Con Panic Ca) 100 - 4-646 (Con Panic Ca)			Port Select O - eSDMC1 O1 - eSDMC2 10 - Reserved 11 - Reserved		Boot Frequencies (ARM/DOR) 0 - 500 / 400 MMz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
NAND	"000"-1 "001"-1 "010"-2 "100"-4 "100"-5 "110"-5	Mode 33MHz Preomble Delay, Re. 6 GFMICLK cycles. GPMICLK cycles. GPMICLK cycles. 3 GPMICLK cycles. GPMICLK cycles. GPMICLK cycles. GPMICLK cycles. GPMICLK cycles. GPMICLK cycles.	od Latency:	POOT_\$EARP_COMP. 00.3 01.2 20.2 21.4 21.6		Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time 17 - 12ms 17 - 22ms (LBA Nand)	Reserved
	0	0	0	0	0	0	0	0
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0
0x450	Infinit-Loop (Debug USE only) 0 - Disable 1- Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS selec 00 - CS# 01 - CS# 10 - CS# 11 - CS#	#2	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)		Port Select: 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3 011 - eCSPI4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved	
0x460	L2_HW_INVALIDATE _DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460				Reserved (E	DDR3 config options)			
0x460	JTAG_SMODE[1:0]	WDOG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved		TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/EMM 1 - Enable DLL for SD/Emm
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDMMC Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU _DISABLE	Override Pad Settings (using PAD_SETTINGS valu
	Reserved for		Override HYS bit for	USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set	USDHC_IOMUX_SION_BIT_ENA 0 - Disable 1 - Enable	BLE/SDHC IOMUX SRE Enable 0 - Disable 1 - Enable
0x470	unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	SD/MMC pads	1 - pull down	1 - 11k pullup			
0x470 0x470	unexpected	PRE-IDLE STATE	SD/MMC pads ore / DDR- Bus) bile def freq)	BT_LPB_POLARITY (GPIO polarity)	1- Lit point	l	CFG (LDO's DCDC's) USED)	

3

5

东兜野火电子柱木有限公司 https://fire-dtm32 tackbo.com Title 野火_EBFGULL SI 核心板_用理图 Size Document Number Au A2 Dute: Monday, October 14, 2019 Sheet 10 of 10