Table A-2. One-byte Opcode Map: (00H - F7H) *

	0	1	2	3	4	5	6	7		
0			AD	D			PUSH	POP		
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	ES ⁱ⁶⁴	ES ⁱ⁶⁴		
1			AD	C			PUSH	POP		
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, lb	rAX, Iz	SS ⁱ⁶⁴	SS ⁱ⁶⁴		
2			AN	D			SEG=ES	DAA ⁱ⁶⁴		
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)			
3			XC	R			SEG=SS	AAA ⁱ⁶⁴		
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, l b	rAX, Iz	(Prefix)			
4	INC ⁱ⁶⁴ general register / REX ^{o64} Prefixes									
	eAX REX	eCX REX.B	eDX REX.X	eBX REX.XB	eSP REX.R eneral register	eBP REX.RB	eSI REX.RX	eDI REX.RXB		
5										
	rAX/r8	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15		
6	PUSHA ⁱ⁶⁴ / PUSHAD ⁱ⁶⁴	POPA ⁱ⁶⁴ / POPAD ⁱ⁶⁴	BOUND ⁱ⁶⁴ Gv, Ma	ARPL ⁱ⁶⁴ Ew, Gw MOVSXD ⁰⁶⁴ Gv, Ev	SEG=FS (Prefix)	SEG=GS (Prefix)	Operand Size (Prefix)	Address Size (Prefix)		
7	Jcc ^{f64} , Jb - Short-displacement jump on condition									
	0	NO	B/NAE/C	NB/AE/NC	Z/E	NZ/NE	BE/NA	NBE/A		
8	Immediate Grp 1 ^{1A}				TEST		XCHG			
	Eb, lb	Ev, Iz	Eb, Ib ⁱ⁶⁴	Ev, lb	Eb, Gb	Ev, Gv	Eb, Gb	Ev, Gv		
9	NOP			XCHG word, dou	ble-word or quad-word register with rAX					
	PAUSE(F3) XCHG r8, rAX	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15		
Α	MOV				MOVS/B	MOVS/W/D/Q	CMPS/B	CMPS/W/D		
	AL, Ob	rAX, Ov	Ob, AL	Ov, rAX	Yb, Xb	Yv, Xv	Xb, Yb	Xv, Yv		
В	MOV immediate byte into byte register									
	AL/R8L, Ib	CL/R9L, lb	DL/R10L, Ib	BL/R11L, Ib	AH/R12L, Ib	CH/R13L, lb	DH/R14L, lb	BH/R15L, lb		
С	Shift Grp 2 ^{1A}		near RET ^{f64} near RET ^{f64}		LES ⁱ⁶⁴ Gz, Mp	LDS ⁱ⁶⁴ Gz, Mp	Grp 11 ^{1A} - MOV			
	Eb, lb	Ev, Ib	IW		VEX+2byte	VEX+1byte	Eb, l b	Ev, Iz		
D	Shift Grp 2 ^{1A}				AAM ⁱ⁶⁴	AAD ⁱ⁶⁴		XLAT/		
	Eb, 1	Ev, 1	Eb, CL	Ev, CL	lb lb	lb		XLATB		
Е	LOOPNE ^{f64} /					IN		OUT		
	LOOPNZ ^{f64} Jb	LOOPZ ^{f64} Jb	Jb	Jb	AL, lb	eAX, Ib	lb, AL	lb, eAX		
F	LOCK		REPNE	REP/REPE	HLT	CMC	Unary	Grp 3 ^{1A}		
	(Prefix)		XACQUIRE (Prefix)	XRELEASE (Prefix)			Eb	Ev		

Table A-2. One-byte Opcode Map: (08H — FFH) *

	8	9	Α	В	С	D	Е	F		
0		•	C	R			PUSH	2-byte		
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	CS ⁱ⁶⁴	escape (Table A-3)		
1			SI	3B		PUSH POP				
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	DS ⁱ⁶⁴	DS ⁱ⁶⁴		
2			SI	JB			SEG=CS	DAS ⁱ⁶⁴		
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)			
3		SEG=DS	AAS ⁱ⁶⁴							
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib ster / REX ^{o64} Prefixe	rAX, Iz	(Prefix)			
4		s								
	eAX REX.W	eCX REX.WB	eDX REX.WX	eBX REX.WXB	eSP REX.WR	eBP REX.WRB	eSI REX.WRX	eDI REX.WRXB		
5										
	rAX/r8	rCX/r9	rDX/r10	rBX/r11	general register rSP/r12	rBP/r13	rSI/r14	rDI/r15		
6	PUSH ^{d64}	IMUL	PUSH ^{d64}	IMUL	INS/	INS/	OUTS/	OUTS/		
	lz	Gv, Ev, Iz	lb	Gv, Ev, Ib	INSB	INSW/ INSD	OUTSB DX, Xb	OUTSW/ OUTSD		
					Yb, DX	Yz, DX	DX, Xb	DX, Xz		
7	Jcc ^{f64} , Jb- Short displacement jump on condition									
	s	NS	P/PE	NP/PO	L/NGE	NL/GE	LE/NG	NLE/G		
8	MOV			MOV		LEA	MOV	Grp 1A ^{1A} POP ^{d64}		
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	Ev, Sw	Gv, M	Sw, Ew	Ev		
9	CBW/	CWD/	far CALL ⁱ⁶⁴	FWAIT/	PUSHF/D/Q d64/	POPF/D/Q d64/	SAHF	LAHF		
	CWDE/ CDQE	CDQ/ CQO	Ар	WAIT	Fv	Fv				
Α	TE	ST	STOS/B	STOS/W/D/Q	LODS/B	LODS/W/D/Q	SCAS/B	SCAS/W/D/Q		
	AL, Ib	rAX, Iz	Yb, AL	Yv, rAX	AL, Xb	rAX, Xv	AL, Yb	rAX, Yv		
В	MOV immediate word or double into word, double, or quad register									
	rAX/r8, Iv	rCX/r9, Iv	rDX/r10, Iv	rBX/r11, lv	rSP/r12, Iv	rBP/r13, lv	rSI/r14, Iv	rDI/r15 , Iv		
С	ENTER	LEAVE ^{d64}	far RET	far RET	INT 3	INT	INTO ⁱ⁶⁴	IRET/D/Q		
	lw, lb		lw			lb				
D	ESC (Escape to coprocessor instruction set)									
E	near CALL ^{f64}		JMP	l	II	N OUT		 DUT		
	Jz	near ^{f64}	far ⁱ⁶⁴	short ^{f64}	AL, DX	eAX, DX	DX, AL	DX, eAX		
		Jz	Ар	Jb						
F	CLC	STC	CLI	STI	CLD	STD	INC/DEC	INC/DEC		
							Grp 4 ^{1A}	Grp 5 ^{1A}		

NOTES:

^{*} All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.