Perf Tool New Features (v5.15..v6.1-rc1)

Earlier : 《Deep dive into Linux perf tool》、perf-doc、perf-wiki、 tracing-summit

v5.15

Uncore PMU **aliases**

ARM Coresight ETE decoder (HW Assisted Tracing, Armv9)

More **fused instructions** in 'perf annotate' 7efbcc8c075c & 3149733584c8

v5.16

Armv8 (Neoverse-v1, AWS), **riscv64**

Armv8.2 Statistical Profiling Extension (SPE)

Multithreaded perf.data readers

Arm Coresight **snapshot** mode

PID tracing、task context switch; (ARM hw-based)

v5.17

$ perf **ftrace trace** -G check_preempt_curr sleep 0.00001

$ perf **ftrace latency** (-b/--use-bpf) -T __handle_mm_fault -a sleep 1

Arm Neoverse N2

v5.18

$ perf lock report -c/--**combine-locks** // merge lock instances per class

$ **perf record –threads** // per data files for each cpu

intel-pt, CFE (**Control Flow** Event) and EVD (Event Data)

Each Event Trace event is represented by a CFE packet that is preceded by zero or more EVD packets.

INTR、IRET、SMI、RSM、SIPI、INIT、VMENTRY、VMEXIT、VMEXIT_INTR、SHUTDOWN

v5.19

Intel hybrid PMU、AMD Zen4 Instruction Based Sampling (IBS)、AMD PerfMonV2、AMD Fam19h Branch Sampling

Enable off-cpu analysis with BPF edc41a1099c2

$ perf record --off-cpu // off-cpu time in read and write

tracking child processes (in v6.0)

v6.0

$ **perf lock contention -b** // based on the lock contention events

perf c2c on ARM64 (at least Neoverse)

trace physical address for Arm SPE events (unchanging VMX TSC Offset & no VMX TSC Scaling)

intel_pt, tracing guest user-space on the host

perf kwork 0f70d8e9db4f // bpf counters

trace time properties of kernel work (such as irq, softirq, and workqueue), including runtime, latency, and timehist

v6.1

AMD Zen4 **Last Branch Record** Extension Version 2 (LbrExtV2)

perf mem/c2c on AMD (load、store、load latency)

HiSilicon **PCIe PMU**

monitors bandwidth, latency

bus utilization and buffer occupancy

Yes, it may under/over count.

Topdown v4.4 : tune single-thread payload



* Reference paper: A. Yasin, "A Top-Down Method for Performance Analysis and Counters Architecture", ISPASS 2014

Core Frontend (Predictability of Code)



Core Backend

Execution Latency
Execution Throughput



Memory System

Predictability of Data
Data Dependency Chains