Document Number: MCUXSDKAPIRM

Rev 2.15.000

Jan 2024

MCUXpresso SDK API Reference Manual

NXP Semiconductors



Contents

Chapt	er 1 Introduction	
Chapt	er 2 Trademarks	
Chapt	er 3 Architectural Overview	
Chapt	er 4 Clock Driver	
4.1	Overview ·····	7
4.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	25
4.2.1	struct _ccm_analog_frac_pll_config · · · · · · · · · · · · · · · · · · ·	25
4.2.2	struct _ccm_analog_integer_pll_config · · · · · · · · · · · · · · · · · · ·	25
4.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	26
4.3.1	FSL_CLOCK_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	26
4.3.2	ECSPI_CLOCKS · · · · · · · · · · · · · · · · · · ·	26
4.3.3	ENET_CLOCKS · · · · · · · · · · · · · · · · · · ·	26
4.3.4	GPIO_CLOCKS · · · · · · · · · · · · · · · · · · ·	26
4.3.5	GPT_CLOCKS · · · · · · · · · · · · · · · · · · ·	26
4.3.6	I2C_CLOCKS·····	27
4.3.7	IOMUX_CLOCKS · · · · · · · · · · · · · · · · · · ·	27
4.3.8	IPMUX_CLOCKS · · · · · · · · · · · · · · · · · · ·	27
4.3.9	PWM_CLOCKS·····	27
4.3.10	RDC_CLOCKS · · · · · · · · · · · · · · · · · · ·	27
4.3.11	SAI_CLOCKS · · · · · · · · · · · · · · · · · · ·	28
4.3.12	RDC_SEMA42_CLOCKS······	28
4.3.13	UART_CLOCKS · · · · · · · · · · · · · · · · · · ·	28
4.3.14	USDHC_CLOCKS · · · · · · · · · · · · · · · · · · ·	28
4.3.15	WDOG_CLOCKS · · · · · · · · · · · · · · · · · · ·	28
4.3.16	TMU_CLOCKS · · · · · · · · · · · · · · · · · · ·	29
4.3.17	SDMA_CLOCKS · · · · · · · · · · · · · · · · · · ·	29
4.3.18	MU_CLOCKS · · · · · · · · · · · · · · · · · · ·	29
4.3.19	QSPI_CLOCKS · · · · · · · · · · · · · · · · · · ·	29
4.3.20	PDM_CLOCKS · · · · · · · · · · · · · · · · · · ·	29
4.3.21	ASRC_CLOCKS · · · · · · · · · · · · · · · · · · ·	30
4.3.22	kCLOCK_CoreSysClk · · · · · · · · · · · · · · · · · · ·	30
4.3.23	CLOCK_GetCoreSysClkFreq · · · · · · · · · · · · · · · · · · ·	30

Title

Section	on No.	Page No.
4.4	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	31
4.4.1	clock_name_t ·····	
4.4.2	clock_ip_name_t · · · · · · · · · · · · · · · · · · ·	31
4.4.3	clock_root_control_t · · · · · · · · · · · · · · · · · · ·	
4.4.4	clock_root_t·····	
4.4.5	clock_rootmux_m7_clk_sel_t · · · · · · · · · · · · · · · · · · ·	31
4.4.6	clock_rootmux_axi_clk_sel_t · · · · · · · · · · ·	
4.4.7	clock_rootmux_ahb_clk_sel_t · · · · · · · · · · · · · · · · · · ·	
4.4.8	clock_rootmux_audio_ahb_clk_sel_t · · · · · · · ·	
4.4.9	clock_rootmux_qspi_clk_sel_t · · · · · · · · · ·	
4.4.10		31
4.4.11		
4.4.12		
4.4.13		
4.4.14		31
4.4.15		31
4.4.16		
4.4.17	— · · · · · — · · · · · · — · · · · · ·	
4.4.18	= = &= =	
4.4.19		
4.4.20		
4.4.21		
4.4.22		
4.4.23	<u> </u>	
4.4.24		
4.4.25	— — — — — — — — — — — — — — — — — — —	
4.4.26		
4.4.27	$=$ $\mathcal{C}=$ $=$ $=$ $=$	
4.4.28	ccm_analog_integer_pll_config_t · · · · · · · · ·	32
4.5	Enumeration Type Documentation	
4.5.1	_clock_name · · · · · · · · · · · · · · · · · · ·	
4.5.2	_clock_ip_name · · · · · · · · · · · · · · · · · · ·	
4.5.3	_clock_root_control · · · · · · · · · · · · · · · · · · ·	
4.5.4	_clock_root · · · · · · · · · · · · · · · · · ·	
4.5.5	_clock_rootmux_m7_clk_sel·····	37
4.5.6	_clock_rootmux_axi_clk_sel · · · · · · · · · · ·	
4.5.7	_clock_rootmux_ahb_clk_sel · · · · · · · · · · ·	
4.5.8	_clock_rootmux_audio_ahb_clk_sel · · · · · · · ·	
4.5.9	_clock_rootmux_qspi_clk_sel · · · · · · · · ·	
4.5.10		
4.5.11		
4.5.12		
4.5.13		
4.5.14	_clock_rootmux_enet_phy_clk_sel · · · · · · · ·	40

Title

Secuol	n No.	rage No.
4.5.15	_clock_rootmux_i2c_clk_sel·····	40
4.5.16		40
4.5.17		41
4.5.18	_clock_rootmux_wdog_clk_sel·····	41
4.5.19	_clock_rootmux_pwm_clk_sel · · · · · · · ·	41
4.5.20		42
4.5.21		42
4.5.22		42
4.5.23		43
4.5.24		43
4.5.25		44
4.5.26		44
4.5.27	anonymous enum · · · · · · · · · · · · · · · · · · ·	45
4.6	Function Documentation · · · · · · · · · · · · · · · · · · ·	45
4.6.1	_	45
4.6.2	CLOCK_GetRootMux · · · · · · · · · · · · · · · · · · ·	
4.6.3	_	45
4.6.4	CLOCK_DisableRoot · · · · · · · · · · · · · · · · · ·	46
4.6.5	_	46
4.6.6	— I	46
4.6.7		47
4.6.8		47
4.6.9		47
4.6.10	<u> </u>	48
4.6.11		48
4.6.12		48
4.6.13		48
4.6.14		49
4.6.15		49
4.6.16		49
4.6.17	_	50
4.6.18		50
4.6.19		50
4.6.20		50
4.6.21		
4.6.22		
4.6.23		
4.6.24		52
4.6.25		52
4.6.26		52
4.6.27	<u> </u>	53
4.6.28		53
4.6.29		53
4.6.30	CLUCK_GetIntegerPIIFreq · · · · · · · · · ·	54

_		41	
	ľ	ıtı	Ω
			ı

Section	n No.	No.
4.6.31	CLOCK InitFracPll······	55
4.6.32	CLOCK GetFracPllFreq · · · · · · · · · · · · · · · · · · ·	55
4.6.33	CLOCK_GetPllFreq · · · · · · · · · · · · · · · · · · ·	55
4.6.34	CLOCK_GetPllRefClkFreq · · · · · · · · · · · · · · · · · · ·	56
4.6.35	CLOCK_GetFreq · · · · · · · · · · · · · · · · · · ·	56
4.6.36	CLOCK_GetClockRootFreq · · · · · · · · · · · · · · · · · · ·	56
4.6.37	CLOCK_GetCoreM7Freq · · · · · · · · · · · · · · · · · · ·	57
4.6.38	CLOCK_GetAxiFreq · · · · · · · · · · · · · · · · · · ·	57
4.6.39	CLOCK_GetAhbFreq · · · · · · · · · · · · · · · · · · ·	57
4.6.40	CLOCK_GetEnetAxiFreq · · · · · · · · · · · · · · · · · · ·	57
Chapte	er 5 IOMUXC: IOMUX Controller	
5.1	Overview · · · · · · · · · · · · · · · · · · ·	58
5.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	80
5.2.1	FSL_IOMUXC_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	80
5.3	Function Documentation · · · · · · · · · · · · · · · · · · ·	80
5.3.1	IOMUXC_SetPinMux·····	80
5.3.2	IOMUXC_SetPinConfig · · · · · · · · · · · · · · · · · · ·	80
Chapte	er 6 Common Driver	
6.1	Overview ·····	82
6.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
6.2.1	FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ · · · · · · · · · · · · · · · · · · ·	88
6.2.2	MAKE_STATUS · · · · · · · · · · · · · · · · · · ·	88
6.2.3	MAKE_VERSION · · · · · · · · · · · · · · · · · · ·	
6.2.4	FSL_COMMON_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	89
6.2.5	DEBUG_CONSOLE_DEVICE_TYPE_NONE · · · · · · · · · · · · · · · · · · ·	89
6.2.6	DEBUG_CONSOLE_DEVICE_TYPE_UART · · · · · · · · · · · · · · · · · · ·	
6.2.7	DEBUG_CONSOLE_DEVICE_TYPE_LPUART · · · · · · · · · · · · · · · · · · ·	
6.2.8	DEBUG_CONSOLE_DEVICE_TYPE_LPSCI · · · · · · · · · · · · · · · · · · ·	
6.2.9	DEBUG_CONSOLE_DEVICE_TYPE_USBCDC · · · · · · · · · · · · · · · · · ·	89
6.2.10	DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM · · · · · · · · · · · · · · · · · ·	
6.2.11	DEBUG_CONSOLE_DEVICE_TYPE_IUART······	89
6.2.12	DEBUG_CONSOLE_DEVICE_TYPE_VUSART · · · · · · · · · · · · · · · · · · ·	
6.2.13	DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART · · · · · · · · · · · · · · · · · · ·	
6.2.14	DEBUG_CONSOLE_DEVICE_TYPE_SWO · · · · · · · · · · · · · · · · · · ·	89
6.2.15	DEBUG_CONSOLE_DEVICE_TYPE_QSCI · · · · · · · · · · · · · · · · · · ·	
6.2.16	MIN	89
6.2.17	MAX·····	89
6.2.18	ARRAY_SIZE · · · · · · · · · · · · · · · · · · ·	89

-	_	•		
•	•	11	н	n

Section	n No. Page	No.
6.2.19	UINT16_MAX · · · · · · · · · · · · · · · · · · ·	89
6.2.20	UINT32 MAX ······	89
6.2.21	SUPPRESS_FALL_THROUGH_WARNING · · · · · · · · · · · · · · · · · · ·	89
6.2.22		90
6.3	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	90
6.3.1	status_t ·····	90
6.4	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	90
6.4.1	_status_groups · · · · · · · · · · · · · · · · · · ·	90
6.4.2	anonymous enum · · · · · · · · · · · · · · · · · · ·	93
6.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	93
6.5.1	SDK_Malloc · · · · · · · · · · · · · · · · · · ·	93
6.5.2	SDK_Free · · · · · · · · · · · · · · · · · ·	93
6.5.3	SDK_DelayAtLeastUs · · · · · · · · · · · · · · · · · · ·	93
6.5.4	EnableIRQ · · · · · · · · · · · · · · · · · · ·	94
6.5.5	DisableIRQ · · · · · · · · · · · · · · · · · · ·	94
6.5.6	EnableIRQWithPriority · · · · · · · · · · · · · · · · · · ·	95
6.5.7	IRQ_SetPriority · · · · · · · · · · · · · · · · · · ·	95
6.5.8	IRQ_ClearPendingIRQ · · · · · · · · · · · · · · · · · · ·	96
6.5.9	DisableGlobalIRQ · · · · · · · · · · · · · · · · · · ·	96
6.5.10	EnableGlobalIRQ · · · · · · · · · · · · · · · · · · ·	97
Chapt	er 7 ASRC: Asynchronous sample rate converter	
7.1	Overview ·····	98
7.2	ASRC Driver · · · · · · · · · · · · · · · · · · ·	99
7.2.1	Overview · · · · · · · · · · · · · · · · · · ·	99
7.2.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
7.2.3	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	
7.2.4	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	107
7.2.5	Function Documentation·····	110
7.3	ASRC SDMA Driver · · · · · · · · · · · · · · · · · · ·	
7.3.1	Overview · · · · · · · · · · · · · · · · · · ·	
7.3.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
7.3.3	Function Documentation·····	124
Chapt	er 8 ECSPI: Enhanced Configurable Serial Peripheral Interface Driver	
8.1	Overview ····	127
8.2	ECSPI Driver · · · · · · · · · · · · · · · · · · ·	128
8.2.1	Overview ·····	128

_			4	1	
	•	1	1	П	Δ
			ı	и	

Secuo	n No.	Page No.
8.2.2	Typical use case · · · · · · · · · · · · · · · · · · ·	128
8.2.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
8.2.4	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
8.2.5	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	
8.2.6	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
8.2.7	Function Documentation · · · · · · · · · · · · · · · · · · ·	
8.3	ECSPI FreeRTOS Driver · · · · · · · · · · · · · · · · · · ·	153
8.3.1	Overview · · · · · · · · · · · · · · · · · · ·	
8.3.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
8.3.3	Function Documentation	153
8.4	ECSPI SDMA Driver · · · · · · · · · · · · · · · · · · ·	
8.4.1	Overview · · · · · · · · · · · · · · · · · · ·	
8.4.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
8.4.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
8.4.4	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	
8.4.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	157
8.5	ECSPI CMSIS Driver · · · · · · · · · · · · · · · · · · ·	
8.5.1	Function groups · · · · · · · · · · · · · · · · · · ·	
8.5.2	Typical use case · · · · · · · · · · · · · · · · · · ·	162
Chapt	ter 9 GPC: General Power Controller Driver	
9.1	Overview · · · · · · · · · · · · · · · · · · ·	163
9.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	165
9.2.1	FSL_GPC_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	165
9.3	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	165
9.3.1	_gpc_lpm_mode · · · · · · · · · · · · · · · · · · ·	
9.3.2	_gpc_pgc_ack_sel ····································	
9.3.3	_gpc_standby_count ······	
9.4	Function Documentation · · · · · · · · · · · · · · · · · · ·	165
9.4.1	GPC_AllowIRQs · · · · · · · · · · · · · · · · · · ·	165
9.4.2	GPC_DisallowIRQs · · · · · · · · · · · · · · · · · · ·	
9.4.3	GPC_GetLpmMode · · · · · · · · · · · · · · · · · · ·	
9.4.4	GPC_EnableIRQ · · · · · · · · · · · · · · · · · · ·	
9.4.5	GPC_DisableIRQ · · · · · · · · · · · · · · · · · · ·	
9.4.6	GPC_GetIRQStatusFlag · · · · · · · · · · · · · · · · · · ·	
9.4.7	GPC_DsmTriggerMask · · · · · · · · · · · · · · · · · · ·	
9.4.8	GPC_WFIMask · · · · · · · · · · · · · · · · · · ·	
9.4.9	GPC_SelectPGCAckSignal · · · · · · · · · · · · · · · · · · ·	
9.4.10	GPC_PowerDownRequestMask · · · · · · · · · · · · · · · · · · ·	168

_			4	1	
	•	1	1	П	Δ
			ı	и	

Section	n No. Page I	Vo.
9.4.11	GPC_PGCMapping · · · · · · · · · · · · · · · · · · ·	68
9.4.12	GPC_TimeSlotConfigureForPUS · · · · · · · 1	68
9.4.13	GPC_EnterWaitMode · · · · · · · 1	68
9.4.14	GPC_EnterStopMode · · · · · · 1	69
9.4.15	GPC_Init · · · · · · · · · · · · · · · · · · ·	.69
Chapt	er 10 GPT: General Purpose Timer	
10.1	Overview · · · · · · · · · · · · · · · · · · ·	l 7 0
10.2	Function groups · · · · · · · · · · · · · · · · · · ·	17 0
10.2.1	Initialization and deinitialization · · · · · · · · · · · · · · · · · · ·	
10.3	Typical use case · · · · · · · · · · · · · · · · · · ·	
10.3.1	GPT interrupt example	.70
10.4	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	L 7 4
10.4.1	struct _gpt_init_config······ 1	.74
10.5	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	74
10.5.1	gpt_clock_source_t	
10.5.2	gpt_input_capture_channel_t · · · · · · · · · · · · · · · · · · ·	
10.5.3	gpt_input_operation_mode_t · · · · · · · · · · · · · · · · · · ·	
10.5.4	gpt_output_compare_channel_t · · · · · · · · · · · · · · · · · · ·	
10.5.5	gpt_output_operation_mode_t · · · · · · · · · · · · · · · · · · ·	75
10.5.6	gpt_status_flag_t · · · · · · · · · · · · · · · · · · ·	75
10.5.7	gpt_config_t······1	.75
10.6	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	175
10.6.1	_gpt_clock_source · · · · · · · · · · · · · · · · · · ·	
10.6.2	_gpt_input_capture_channel · · · · · · · · · · · · · · · · · · ·	175
10.6.3	_gpt_input_operation_mode · · · · · · · · · · · · · · · · · · ·	
10.6.4	_gpt_output_compare_channel · · · · · · · · · · · · · · · · · · ·	
10.6.5	_gpt_output_operation_mode · · · · · · · 1	
10.6.6	_gpt_interrupt_enable · · · · · · · · · · 1	
10.6.7	_gpt_status_flag · · · · · · · · · · · · · · · · · · ·	.77
10.7	Function Documentation · · · · · · · 1	
10.7.1	GPT_Init · · · · · · · 1	
10.7.2	GPT_Deinit · · · · · · 1	
10.7.3	GPT_GetDefaultConfig · · · · · · 1	
10.7.4	GPT_SoftwareReset · · · · · · · 1	
10.7.5	GPT_SetClockSource · · · · · · 1	
10.7.6	GPT_GetClockSource · · · · · · · · · · · · · · · · · · ·	
10.7.7	GPT_SetClockDivider · · · · · · · · · · · · · · · · · · ·	
10.7.8	GPT_GetClockDivider · · · · · 1	.79

r	I	٦,	i	1	ŀ.	ı	e

Section	No.	Page No.
10.7.9	GPT_SetOscClockDivider · · · · · · · · · · · · · · · · · · ·	179
10.7.10	GPT_GetOscClockDivider · · · · · · · · · · · · · · · · · · ·	179
10.7.11	GPT_StartTimer · · · · · · · · · · · · · · · · · · ·	179
10.7.12	GPT_StopTimer · · · · · · · · · · · · · · · · · · ·	180
10.7.13	GPT_GetCurrentTimerCount·····	180
10.7.14	GPT_SetInputOperationMode · · · · · · · · · · · · · · · · · · ·	180
10.7.15	GPT_GetInputOperationMode · · · · · · · · · · · · · · · · · · ·	180
10.7.16	GPT_GetInputCaptureValue · · · · · · · · · · · · · · · · · · ·	181
10.7.17	GPT_SetOutputOperationMode · · · · · · · · · · · · · · · · · · ·	
10.7.18	GPT_GetOutputOperationMode · · · · · · · · · · · · · · · · · · ·	182
10.7.19	GPT_SetOutputCompareValue · · · · · · · · · · · · · · · · · · ·	
10.7.20	GPT_GetOutputCompareValue · · · · · · · · · · · · · · · · · · ·	
10.7.21	GPT_ForceOutput · · · · · · · · · · · · · · · · · · ·	
10.7.22	GPT_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	
10.7.23	GPT_DisableInterrupts · · · · · · · · · · · · · · · · · · ·	
10.7.24	GPT_GetEnabledInterrupts · · · · · · · · · · · · · · · · · · ·	
10.7.25	GPT_GetStatusFlags · · · · · · · · · · · · · · · · · · ·	
10.7.26	GPT_ClearStatusFlags · · · · · · · · · · · · · · · · · · ·	184
	Overview ······	185
11.2	Sypical use case · · · · · · · · · · · · · · · · · · ·	185
11.2.1	Input Operation · · · · · · · · · · · · · · · · · · ·	185
	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
11.3.1	struct _gpio_pin_config · · · · · · · · · · · · · · · · · · ·	187
11.4 N	Macro Definition Documentation	187
11.4.1	FSL_GPIO_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	187
	Sypedef Documentation · · · · · · · · · · · · · · · · · · ·	
11.5.1	gpio_pin_direction_t · · · · · · · · · · · · · · · · · · ·	
11.5.2	gpio_interrupt_mode_t · · · · · · · · · · · · · · · · · · ·	
11.5.3	gpio_pin_config_t · · · · · · · · · · · · · · · · · · ·	187
11.6 H	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	188
11.6.1	_gpio_pin_direction · · · · · · · · · · · · · · · · · · ·	
11.6.2	_gpio_interrupt_mode · · · · · · · · · · · · · · · · · · ·	
	Sunction Documentation · · · · · · · · · · · · · · · · · · ·	
11.7.1	GPIO_PinInit · · · · · · · · · · · · · · · · · · ·	
11.7.2	GPIO_PinWrite · · · · · · · · · · · · · · · · · · ·	
11.7.3	GPIO_WritePinOutput · · · · · · · · · · · · · · · · · · ·	
11.7.4	GPIO_PortSet · · · · · · · · · · · · · · · · · · ·	189

_	п.	4		
	H	IT.	lŧ	١

Section	n No.	Page No.
11.7.5	GPIO_SetPinsOutput·····	
11.7.6	GPIO_PortClear · · · · · · · · · · · · · · · · · · ·	
11.7.7	GPIO_ClearPinsOutput·····	
11.7.8	GPIO_PortToggle·····	
11.7.9	GPIO_PinRead · · · · · · · · · · · · · · · · · · ·	
11.7.10	-	
11.7.11	*	
11.7.12	-	
11.7.13	-	
11.7.14		
11.7.15		
11.7.16	±	
11.7.17		193
11.7.18		
11.7.19		
11.7.20		
11.7.21		
11.7.22		
Chapte 12.1	er 12 I2C: Inter-Integrated Circuit Driver Overview	196
12.2	I2C Driver · · · · · · · · · · · · · · · · · · ·	197
12.2.1	Overview ·····	
12.2.2	Typical use case · · · · · · · · · · · · · · · · · · ·	
12.2.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
12.2.4	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	205
12.2.5	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	205
12.2.6	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
12.2.7	Function Documentation	
12.3	I2C FreeRTOS Driver · · · · · · · · · · · · · · · · · · ·	220
12.3.1	Overview ·····	220
12.3.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	220
12.3.3	Function Documentation · · · · · · · · · · · · · · · · · · ·	220
12.4	I2C CMSIS Driver · · · · · · · · · · · · · · · · · · ·	223
12.4.1	I2C CMSIS Driver · · · · · · · · · · · · · · · · · · ·	
Chapto	er 13 PWM: Pulse Width Modulation Driver	
13.1	Overview · · · · · · · · · · · · · · · · · · ·	225
40.5		-
13.2	PWM Driver · · · · · · · · · · · · · · · · · · ·	225

_	п.	4		
	H	IT.	lŧ	١

Section	n No.	Page No.
13.2.1	Initialization and deinitialization · · · · · · · · · · · · · · · · · · ·	225
13.3	Typical use case · · · · · · · · · · · · · · · · · · ·	225
13.3.1	PWM output ······	
13.4	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	
13.4.1	pwm_clock_source_t · · · · · · · · · · · · · · · · · · ·	
13.4.2	pwm_fifo_water_mark_t · · · · · · · · · · · · · · · · · · ·	
13.4.3	pwm_byte_data_swap_t · · · · · · · · · · · · · · · · · · ·	
13.4.4	pwm_half_word_data_swap_t · · · · · · · · · · · · · · · · · · ·	228
	Enumeration Type Documentation	
13.5.1	_pwm_clock_source · · · · · · · · · · · · · · · · · · ·	
13.5.2	_pwm_fifo_water_mark · · · · · · · · · · · · · · · · · · ·	
13.5.3	_pwm_byte_data_swap · · · · · · · · · · · · · · · · · · ·	
13.5.4	_pwm_half_word_data_swap · · · · · · · · · · · · · · · · · · ·	
13.5.5	_pwm_output_configuration ·····	
13.5.6	_pwm_sample_repeat · · · · · · · · · · · · · · · · · · ·	
13.5.7	_pwm_interrupt_enable · · · · · · · · · · · · · · · · · · ·	
13.5.8	_pwm_status_flags · · · · · · · · · · · · · · · · · · ·	
13.5.9	_pwm_fifo_available · · · · · · · · · · · · · · · · · · ·	
	Function Documentation · · · · · · · · · · · · · · · · · · ·	
13.6.1	PWM_Init	
13.6.2	PWM_Deinit · · · · · · · · · · · · · · · · · · ·	
13.6.3	PWM_GetDefaultConfig · · · · · · · · · · · · · · · · · · ·	
13.6.4	PWM_StartTimer · · · · · · · · · · · · · · · · · · ·	
13.6.5	PWM_StopTimer · · · · · · · · · · · · · · · · · · ·	
13.6.6	PWM_SoftwareReset · · · · · · · · · · · · · · · · · · ·	
13.6.7	PWM_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	
13.6.8	PWM_DisableInterrupts · · · · · · · · · · · · · · · · · · ·	
13.6.9	PWM_GetEnabledInterrupts · · · · · · · · · · · · · · · · · · ·	
13.6.10		
13.6.11		
13.6.12		
13.6.13	*	
13.6.14	•	
13.6.15	-	
13.6.16		
13.6.17	/ PWM_GetCountervalue ······	
Chapte	er 14 UART: Universal Asynchronous Receiver/Transmitter	Driver
14.1	Overview ······	236

_	•	۰		1	
		T	п	П	Δ
				ы	

Section	n No.	Page No.
14.2	UART Driver · · · · · · · · · · · · · · · · · · ·	237
14.2.1	Overview · · · · · · · · · · · · · · · · · · ·	
14.2.2	Typical use case · · · · · · · · · · · · · · · · · · ·	237
14.2.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	243
14.2.4	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	247
14.2.5	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	247
14.2.6	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	247
14.2.7	Function Documentation · · · · · · · · · · · · · · · · · · ·	250
14.2.8	Variable Documentation · · · · · · · · · · · · · · · · · · ·	263
14.3	UART FreeRTOS Driver · · · · · · · · · · · · · · · · · · ·	
14.3.1	Overview · · · · · · · · · · · · · · · · · · ·	
14.3.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	264
14.3.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	265
14.3.4	Function Documentation·····	265
14.4	UART SDMA Driver · · · · · · · · · · · · · · · · · · ·	267
14.4.1	Overview · · · · · · · · · · · · · · · · · · ·	267
14.4.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
14.4.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
14.4.4	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	269
14.4.5	Function Documentation	269
14.5	UART CMSIS Driver · · · · · · · · · · · · · · · · · · ·	273
14.5.1	Function groups · · · · · · · · · · · · · · · · · · ·	273
Chapt	er 15 MU: Messaging Unit	
15.1	Overview ·····	275
15.0	Function description · · · · · · · · · · · · · · · · · · ·	275
15.2	MU initialization	
15.2.1 15.2.2	MU message	
	MU flags	
15.2.3	Status and interrupt	
15.2.4	MU misc functions · · · · · · · · · · · · · · · · · · ·	
15.2.5		
15.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
15.3.1	FSL_MU_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	279
15.4	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
15.4.1	_mu_status_flags · · · · · · · · · · · · · · · · · · ·	
15.4.2	_mu_interrupt_enable · · · · · · · · · · · · · · · · · · ·	
15.4.3	_mu_interrupt_trigger · · · · · · · · · · · · · · · · · · ·	280
15.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	280

r	Γi	íť	l۵

Section N	NO.	Page No.
15.5.1	MU_Init	280
15.5.2	MU_Deinit·····	
15.5.3	MU_SendMsgNonBlocking·····	
15.5.4	MU SendMsg · · · · · · · · · · · · · · · · · · ·	
15.5.5	MU_ReceiveMsgNonBlocking · · · · · · · · · · · · · · · · · · ·	
15.5.6	MU_ReceiveMsg · · · · · · · · · · · · · · · · · · ·	
15.5.7	MU_SetFlagsNonBlocking · · · · · · · · · · · · · · · · · · ·	283
15.5.8	MU_SetFlags · · · · · · · · · · · · · · · · · · ·	283
15.5.9	MU_GetFlags · · · · · · · · · · · · · · · · · · ·	
15.5.10	MU_GetStatusFlags · · · · · · · · · · · · · · · · · · ·	284
15.5.11	MU_GetInterruptsPending · · · · · · · · · · · · · · · · · · ·	285
15.5.12	MU_ClearStatusFlags · · · · · · · · · · · · · · · · · · ·	
15.5.13	MU_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	
15.5.14	MU_DisableInterrupts · · · · · · · · · · · · · · · · · · ·	
15.5.15	MU_TriggerInterrupts · · · · · · · · · · · · · · · · · · ·	
15.5.16	MU_MaskHardwareReset · · · · · · · · · · · · · · · · · · ·	
15.5.17	MU_GetOtherCorePowerMode·····	288
	16 PDM: Microphone Interface	•00
16.1 O	verview ·····	289
16.2 T	ypical use case · · · · · · · · · · · · · · · · · · ·	289
16.3 P	DM Driver·····	290
16.3.1	Overview · · · · · · · · · · · · · · · · · · ·	290
16.3.2	Typical use case · · · · · · · · · · · · · · · · · · ·	290
16.3.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
16.3.4	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	301
16.3.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	306
16.4 D		222
	DM SDMA Driver	
16.4.1	Typical use case · · · · · · · · · · · · · · · · · · ·	
16.4.2 16.4.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
16.4.4	Function Documentation	
10.4.4	Function Documentation	323
Chapter	17 RDC: Resource Domain Controller	
17.1 O	verview ·····	328
17.2 D	ata Structure Documentation · · · · · · · · · · · · · · · · · · ·	330
17.2.1	struct _rdc_hardware_config · · · · · · · · · · · · · · · · · · ·	
17.2.1	struct _rdc_domain_assignment · · · · · · · · · · · · · · · · · · ·	
17.2.3	struct _rdc_periph_access_config · · · · · · · · · · · · · · · · · · ·	
- 1 · 	arant Trae house account	331

-	_	•		
•	•	11	н	n

Section	n No.	Page No.
17.2.4		
17.2.5	struct _rdc_mem_status · · · · · · · · · · · · · · · · · · ·	332
17.3	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	
17.3.1	rdc_mem_access_config_t · · · · · · · · · · · · · · · · · · ·	332
17.4	Enumeration Type Documentation	332
17.4.1	_rdc_interrupts · · · · · · · · · · · · · · · · · · ·	
17.4.2		
17.4.3	_rdc_access_policy · · · · · · · · · · · · · · · · · · ·	333
17.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	333
17.5.1	RDC_Init · · · · · · · · · · · · · · · · · · ·	333
17.5.2	RDC_Deinit · · · · · · · · · · · · · · · · · · ·	333
17.5.3	RDC_GetHardwareConfig · · · · · · · · · · · · · · · · · · ·	333
17.5.4	RDC_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	334
17.5.5	RDC_DisableInterrupts · · · · · · · · · · · · · · · · · · ·	334
17.5.6	RDC_GetInterruptStatus · · · · · · · · · · · · · · · · · · ·	334
17.5.7	RDC_ClearInterruptStatus · · · · · · · · · · · · · · · · · · ·	334
17.5.8	RDC_GetStatus · · · · · · · · · · · · · · · · · · ·	335
17.5.9	RDC_ClearStatus · · · · · · · · · · · · · · · · · · ·	335
17.5.10	=	
17.5.11	=	
17.5.12	= 6	
17.5.13	<u> </u>	
17.5.14	<u> </u>	
17.5.15	<u> </u>	337
17.5.16	= 1	
17.5.17		
17.5.18		
17.5.19	=	
17.5.20	-	
17.5.21	-	
17.5.22		
17.5.23		
17.5.24	4 RDC_GetCurrentMasterDomainId · · · · · · · · · · · · · · · · · · ·	339
Chapte	er 18 RDC_SEMA42: Hardware Semaphores Driver	
18.1	Overview ·····	341
18.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
18.2.1	RDC_SEMA42_GATE_NUM_RESET_ALL · · · · · · · · · · · · · · · · · ·	342
18.2.2		
18.2.3	RDC_SEMA42_GATE_COUNT · · · · · · · · · · · · · · · · · · ·	

-	_	•		
•	•	11	н	n

Section	n No.	Page No.
18.3	Function Documentation · · · · · · · · · · · · · · · · · · ·	342
18.3.1	RDC_SEMA42_Init · · · · · · · · · · · · · · · · · · ·	342
18.3.2	RDC_SEMA42_Deinit · · · · · · · · · · · · · · · · · · ·	342
18.3.3	RDC_SEMA42_TryLock · · · · · · · · · · · · · · · · · · ·	343
18.3.4		
18.3.5	RDC_SEMA42_Unlock · · · · · · · · · · · · · · · · · · ·	344
18.3.6	RDC_SEMA42_GetLockMasterIndex · · · · · · · · · · · · · · · · · · ·	344
18.3.7	RDC_SEMA42_GetLockDomainID · · · · · · · · · · · · · · · · · · ·	344
18.3.8	RDC_SEMA42_ResetGate · · · · · · · · · · · · · · · · · · ·	345
18.3.9	RDC_SEMA42_ResetAllGates · · · · · · · · · · · · · · · · · · ·	346
Chapt	er 19 SAI: Serial Audio Interface	
19.1	Overview ·····	347
19.2	Typical configurations	347
19.3	Typical use case · · · · · · · · · · · · · · · · · · ·	348
19.3.1	SAI Send/receive using an interrupt method · · · · · · · · · · · · · · · · · · ·	
19.3.2		348
19.4	Typical use case · · · · · · · · · · · · · · · · · · ·	348
19.5	SAI Driver · · · · · · · · · · · · · · · · · · ·	349
19.5.1	Overview · · · · · · · · · · · · · · · · · · ·	349
19.5.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	357
19.5.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	362
19.5.4	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	362
19.5.5	Function Documentation	366
19.6	SAI SDMA Driver · · · · · · · · · · · · · · · · · · ·	392
19.6.1	Typical use case · · · · · · · · · · · · · · · · · · ·	392
19.6.2	Overview ·····	392
19.6.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	393
19.6.4	Function Documentation · · · · · · · · · · · · · · · · · · ·	394
Chapt	er 20 SDMA: Smart Direct Memory Access (SDMA) Controller Driver	
20.1	Overview ····	398
20.2	Typical use case · · · · · · · · · · · · · · · · · · ·	398
20.2.1	SDMA Operation · · · · · · · · · · · · · · · · · · ·	
20.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
20.3.1	struct _sdma_config · · · · · · · · · · · · · · · · · · ·	
20.3.2	struct _sdma_multi_fifo_config · · · · · · · · · · · · · · · · · · ·	405

	-	٠.		
1	ľ	1	• 1	
				•

Section 1	NO.	age No.
20.3.3	struct _sdma_sw_done_config · · · · · · · · · · · · · · · · · · ·	405
20.3.4	struct _sdma_p2p_config · · · · · · · · · · · · · · · · · · ·	
20.3.5	struct _sdma_transfer_config · · · · · · · · · · · · · · · · · · ·	
20.3.6	struct _sdma_buffer_descriptor · · · · · · · · · · · · · · · · · · ·	
20.3.7	struct _sdma_channel_control · · · · · · · · · · · · · · · · · · ·	
20.3.8	struct _sdma_context_data · · · · · · · · · · · · · · · · · ·	
20.3.9	struct _sdma_handle · · · · · · · · · · · · · · · · · · ·	
20.4 M	Iacro Definition Documentation · · · · · · · · · · · · · · · · · · ·	409
20.4.1	FSL_SDMA_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	
20.1.1	Tob_obwin_bit(\text{\text{bit}}_\text{\text{\text{bit}}})	102
20.5 T	ypedef Documentation · · · · · · · · · · · · · · · · · · ·	
20.5.1	sdma_clock_ratio_t · · · · · · · · · · · · · · · · · · ·	
20.5.2	sdma_config_t · · · · · · · · · · · · · · · · · · ·	
20.5.3	sdma_multi_fifo_config_t·····	
20.5.4	$sdma_sw_done_config_t \cdots \cdots$	
20.5.5	sdma_transfer_config_t · · · · · · · · · · · · · · · · · · ·	
20.5.6	sdma_buffer_descriptor_t · · · · · · · · · · · · · · · · · · ·	410
20.5.7	sdma_context_data_t · · · · · · · · · · · · · · · · · · ·	410
20.5.8	sdma_callback · · · · · · · · · · · · · · · · · · ·	410
20.6 E	numeration Type Documentation · · · · · · · · · · · · · · · · · · ·	410
20.6.1	sdma transfer size · · · · · · · · · · · · · · · · · · ·	
20.6.2	_sdma_bd_status · · · · · · · · · · · · · · · · · · ·	
20.6.3	_sdma_bd_command · · · · · · · · · · · · · · · · · · ·	
20.6.4	_sdma_context_switch_mode ······	
20.6.5	_sdma_clock_ratio · · · · · · · · · · · · · · · · · · ·	
20.6.6	sdma_transfer_type · · · · · · · · · · · · · · · · · · ·	
20.6.7	sdma_peripheral · · · · · · · · · · · · · · · · · · ·	
20.6.8	anonymous enum ······	
20.6.9	anonymous enum ······	
20.6.10	anonymous enum · · · · · · · · · · · · · · · · · · ·	
20.6.11	anonymous enum · · · · · · · · · · · · · · · · · · ·	
20.6.12	_sdma_done_src · · · · · · · · · · · · · · · · · · ·	
20.7 F	unction Documentation · · · · · · · · · · · · · · · · · · ·	414
20.7.1	SDMA_Init · · · · · · · · · · · · · · · · · · ·	414
20.7.2	SDMA_Deinit · · · · · · · · · · · · · · · · · · ·	414
20.7.3	SDMA_GetDefaultConfig · · · · · · · · · · · · · · · · · · ·	414
20.7.4	SDMA_ResetModule · · · · · · · · · · · · · · · · · · ·	
20.7.5	SDMA_EnableChannelErrorInterrupts · · · · · · · · · · · · · · · · · · ·	
20.7.6	SDMA_DisableChannelErrorInterrupts · · · · · · · · · · · · · · · · · · ·	
20.7.7	SDMA_ConfigBufferDescriptor · · · · · · · · · · · · · · · · · · ·	
20.7.8	SDMA_SetChannelPriority · · · · · · · · · · · · · · · · · · ·	
20.7.9	SDMA_SetSourceChannel · · · · · · · · · · · · · · · · · · ·	416

_	п.	4		
	H	IT.	lŧ	١

1 No.	Page No.
SDMA_StartChannelSoftware · · · · · · · · · · · · · · · · · · ·	417
SDMA StartChannelEvents · · · · · · · · · · · · · · · · · · ·	417
SDMA_GetChannelStopStatus · · · · · · · · · · · · · · · · · · ·	418
SDMA_ClearChannelStopStatus · · · · · · · · · · · · · · · · · · ·	
SDMA_GetChannelPendStatus·····	419
SDMA_ClearChannelPendStatus · · · · · · · · · · · · · · · · · · ·	419
SDMA_GetErrorStatus · · · · · · · · · · · · · · · · · · ·	
SDMA_HandleIRQ · · · · · · · · · · · · · · · · · · ·	427
er 21 SEMA4: Hardware Semaphores Driver	
Overview ·····	428
Macro Definition Decumentation	
Function Documentation · · · · · · · · · · · · · · · · · · ·	
SEMA4_Init · · · · · · · · · · · · · · · · · · ·	
_	
SEMA4_GetLockProc · · · · · · · · · · · · · · · · · · ·	430
	SDMA_StartChannelSveture SDMA_StopChannel SDMA_GetChannelInterruptStatus SDMA_GetChannelInterruptStatus SDMA_GetChannelInterruptStatus SDMA_GetChannelStopStatus SDMA_GetChannelPendStatus SDMA_GetChannelPendStatus SDMA_GetChannelPendStatus SDMA_ClearChannelPendStatus SDMA_GetErrorStatus SDMA_GetErrorStatus SDMA_GetErrorStatus SDMA_GetRequestSourceStatus SDMA_InstallBDMemory SDMA_SetCallback SDMA_SetCallback SDMA_SetMultiFifoConfig SDMA_SetDoneConfig SDMA_CeateHandle SDMA_CeateHandle SDMA_SetDoneConfig SDMA_CeateMaticFifoConfig SDMA_SetDoneConfig SDMA_CeateMaticFifoConfig SDMA_SetDoneConfig SDMA_CondScript SDMA_DumpScript SDMA_DumpScript SDMA_DumpScript SDMA_DumpScript SDMA_DumpScript SDMA_GetRamScriptVersion SDMA_PrepareTransfer SDMA_SubmitTransfer SDMA_StopTransfer SDMA_StopTransfer SDMA_StopTransfer SDMA_StopTransfer SDMA_StopTransfer SDMA_ABortTransfer SDMA_ABortTransfer SDMA_ABortTransfer SDMA_ABortTransfer SDMA_ABortTransfer SDMA_ABortTransfer SDMA_StopTransfer SDMA_ABortTransfer SDMA_Cattransfer SDMA_Cattr

_			_
-	ľ	4	n

Section 1	No.	Page No.
21.3.7	SEMA4_ResetGate · · · · · · · · · · · · · · · · · · ·	431
21.3.8	SEMA4_ResetAllGates · · · · · · · · · · · · · · · · · · ·	
21.3.9	SEMA4_EnableGateNotifyInterrupt · · · · · · · · · · · · · · · · · · ·	
21.3.10	SEMA4_DisableGateNotifyInterrupt······	432
21.3.11	SEMA4_GetGateNotifyStatus······	
21.3.12	SEMA4_ResetGateNotify · · · · · · · · · · · · · · · · · · ·	
21.3.13	SEMA4_ResetAllGateNotify · · · · · · · · · · · · · · · · · · ·	433
Chapter	22 TMU: Thermal Management Unit Driver	
22.1 O	verview ·····	435
22.2 T	ypical use case · · · · · · · · · · · · · · · · · · ·	435
22.2.1	Monitor and report Configuration · · · · · · · · · · · · · · · · · · ·	435
22.3 D	ata Structure Documentation · · · · · · · · · · · · · · · · · · ·	
22.3.1	struct _tmu_thresold_config · · · · · · · · · · · · · · · · · · ·	
22.3.2	struct _tmu_interrupt_status · · · · · · · · · · · · · · · · · · ·	
22.3.3	struct _tmu_config · · · · · · · · · · · · · · · · · · ·	439
	Iacro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
22.4.1	FSL_TMU_DRIVER_VERSION····································	439
	numeration Type Documentation · · · · · · · · · · · · · · · · · · ·	439
22.5.1	_tmu_interrupt_enable · · · · · · · · · · · · · · · · · · ·	
22.5.2	_tmu_interrupt_status_flags · · · · · · · · · · · · · · · · · · ·	
22.5.3	_tmu_average_low_pass_filter · · · · · · · · · · · · · · · · · · ·	
22.5.4	_tmu_amplifier_gain · · · · · · · · · · · · · · · · · · ·	
22.5.5	_tmu_amplifier_reference_voltage · · · · · · · · · · · · · · · · · · ·	441
	unction Documentation · · · · · · · · · · · · · · · · · · ·	
22.6.1	TMU_Init · · · · · · · · · · · · · · · · · · ·	
22.6.2	TMU_Deinit · · · · · · · · · · · · · · · · · · ·	
22.6.3	TMU_GetDefaultConfig · · · · · · · · · · · · · · · · · · ·	
22.6.4	TMU_Enable · · · · · · · · · · · · · · · · · · ·	
22.6.5	TMU_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	
22.6.6	TMU_DisableInterrupts	
22.6.7	TMU_GetInterruptStatusFlags	
22.6.8	TMU_ClearInterruptStatusFlags	
22.6.9	TMU_GetImmediateTemperature	
22.6.10	TMU_GetAverageTemperature	
22.6.11	TMU_SetHighTemperatureThresold · · · · · · · · · · · · · · · · · · ·	444

	-	٠.		
1	ľ	1	• 1	
				•

Section	n No.	age No.
Chapt	er 23 WDOG: Watchdog Timer Driver	
23.1	Overview ····	446
23.2	Typical use case · · · · · · · · · · · · · · · · · · ·	446
23.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	447
23.3.1	struct _wdog_work_mode ······	
23.3.2	struct _wdog_config · · · · · · · · · · · · · · · · · · ·	
23.4	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	
23.4.1	wdog_work_mode_t · · · · · · · · · · · · · · · · · · ·	
23.4.2	wdog_config_t · · · · · · · · · · · · · · · · · · ·	448
23.5	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
23.5.1	_wdog_interrupt_enable · · · · · · · · · · · · · · · · · · ·	
23.5.2	_wdog_status_flags · · · · · · · · · · · · · · · · · · ·	448
23.6	Function Documentation · · · · · · · · · · · · · · · · · · ·	
23.6.1	WDOG_GetDefaultConfig · · · · · · · · · · · · · · · · · · ·	
23.6.2	WDOG_Init · · · · · · · · · · · · · · · · · · ·	
23.6.3	WDOG_Deinit · · · · · · · · · · · · · · · · · · ·	
23.6.4	WDOG_Enable · · · · · · · · · · · · · · · · · · ·	
23.6.5	WDOG_Disable · · · · · · · · · · · · · · · · · · ·	
23.6.6	WDOG_TriggerSystemSoftwareReset · · · · · · · · · · · · · · · · · · ·	
23.6.7	WDOG_TriggerSoftwareSignal · · · · · · · · · · · · · · · · · · ·	
23.6.8	WDOG_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	
23.6.9	WDOG_GetStatusFlags · · · · · · · · · · · · · · · · · · ·	
23.6.10	- 1	
23.6.1		
23.6.12		
23.6.13		
23.6.14	4 WDOG_Refresh · · · · · · · · · · · · · · · · · · ·	453
Chapt	er 24 Debug Console	
24.1	Overview ·····	455
24.2	Function groups · · · · · · · · · · · · · · · · · · ·	455
24.2.1	Initialization	
24.2.1	Advanced Feature · · · · · · · · · · · · · · · · · · ·	
24.2.3	SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART · · · · · · · · · · · · · · · · · · ·	
24.3	Typical use case · · · · · · · · · · · · · · · · · · ·	461
24.4	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	161
24.4	Macro Deminuon Documentanon · · · · · · · · · · · · · · · · · ·	403

_	-	• .	
•	ľì	ıt	ΙΔ
		ı	ı

Section	1 No.	Page No.
24.4.1	DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN · · · · · · · · · · · · · · · · · · ·	463
24.4.2	DEBUGCONSOLE_REDIRECT_TO_SDK · · · · · · · · · · · · · · · · · · ·	
24.4.3	DEBUGCONSOLE_DISABLE · · · · · · · · · · · · · · · · · · ·	
24.4.4	SDK_DEBUGCONSOLE · · · · · · · · · · · · · · · · · · ·	
24.4.5	PRINTF · · · · · · · · · · · · · · · · · · ·	
24.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	463
24.5.1	DbgConsole_Init · · · · · · · · · · · · · · · · · · ·	463
24.5.2	DbgConsole_Deinit · · · · · · · · · · · · · · · · · · ·	464
24.5.3	DbgConsole_EnterLowpower · · · · · · · · · · · · · · · · · · ·	464
24.5.4	DbgConsole_ExitLowpower · · · · · · · · · · · · · · · · · · ·	
24.5.5	DbgConsole_Printf · · · · · · · · · · · · · · · · · · ·	465
24.5.6	DbgConsole_Vprintf · · · · · · · · · · · · · · · · · · ·	465
24.5.7	DbgConsole_Putchar · · · · · · · · · · · · · · · · · · ·	
24.5.8	DbgConsole_Scanf · · · · · · · · · · · · · · · · · · ·	466
24.5.9	DbgConsole_Getchar · · · · · · · · · · · · · · · · · · ·	466
24.5.10	DbgConsole_BlockingPrintf · · · · · · · · · · · · · · · · · · ·	467
24.5.11		
24.5.12		
24.5.13	DbgConsole_TryGetchar · · · · · · · · · · · · · · · · · · ·	468
24.6	debug console configuration · · · · · · · · · · · · · · · · · · ·	470
24.6.1	Overview ·····	
24.6.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	471
24.7	Semihosting · · · · · · · · · · · · · · · · · · ·	473
24.7.1	Guide Semihosting for IAR · · · · · · · · · · · · · · · · · · ·	
24.7.2	Guide Semihosting for Keil µVision·····	
24.7.3	Guide Semihosting for MCUXpresso IDE · · · · · · · · · · · · · · · · · · ·	
24.7.4	Guide Semihosting for ARMGCC · · · · · · · · · · · · · · · · · ·	
24.8	SWO	477
24.8.1	Guide SWO for SDK······	
24.8.2	Guide SWO for Keil µVision · · · · · · · · · · · · · · · · · · ·	
24.8.3	Guide SWO for MCUXpresso IDE · · · · · · · · · · · · · · · · · · ·	
24.8.4	Guide SWO for ARMGCC · · · · · · · · · · · · · · · · · ·	
Chapte	er 25 CODEC Driver	
25.1	Overview · · · · · · · · · · · · · · · · · · ·	480
25.2	CODEC Common Driver · · · · · · · · · · · · · · · · · · ·	481
25.2.1	Overview ·····	
25.2.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
25.2.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	

r	ı	7	•	4	Ŀ,	ı		
		П	ı	1	Г	ı	"	•

Section No. Page		
25.2.4	Typedef Documentation	487
25.2.5	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	487
25.2.6	Function Documentation · · · · · · · · · · · · · · · · · · ·	
25.3	CODEC I2C Driver · · · · · · · · · · · · · · · · · · ·	498
25.4	WM8524 Driver	499
25.4.1	Overview ·····	499
25.4.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	500
25.4.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
25.4.4	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	
25.4.5	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
25.4.6	Function Documentation · · · · · · · · · · · · · · · · · · ·	
25.4.7	WM8524 Adapter·····	503
Chapt	er 26 Serial Manager	
26.1	Overview ·····	511
26.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
26.2.1	struct _serial_manager_config · · · · · · · · · · · · · · · · · · ·	
26.2.2	struct _serial_manager_callback_message · · · · · · · · · · · · · · · · · · ·	515
26.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
26.3.1	SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE · · · · · · · · · · · · · · · · · · ·	
26.3.2	SERIAL_MANAGER_READ_TIME_DELAY_DEFAULT_VALUE · · · · · · · · · · · · · · · · · · ·	
26.3.3	SERIAL_MANAGER_USE_COMMON_TASK · · · · · · · · · · · · · · · · · · ·	
26.3.4	SERIAL_MANAGER_HANDLE_SIZE · · · · · · · · · · · · · · · · · · ·	
26.3.5	SERIAL_MANAGER_HANDLE_DEFINE · · · · · · · · · · · · · · · · · · ·	
26.3.6	SERIAL_MANAGER_WRITE_HANDLE_DEFINE	
26.3.7	SERIAL_MANAGER_READ_HANDLE_DEFINE	
26.3.8	SERIAL_MANAGER_TASK_PRIORITY	
26.3.9	SERIAL_MANAGER_TASK_STACK_SIZE · · · · · · · · · · · · · · · · · · ·	
26.4	Enumeration Type Documentation	
26.4.1	_serial_port_type · · · · · · · · · · · · · · · · · · ·	
26.4.2	_serial_manager_type · · · · · · · · · · · · · · · · · · ·	
26.4.3	_serial_manager_status · · · · · · · · · · · · · · · · · · ·	517
26.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	
26.5.1	SerialManager_Init	
26.5.2	SerialManager_Deinit	
26.5.3	SerialManager_OpenWriteHandle · · · · · · · · · · · · · · · · · · ·	
26.5.4	SerialManager_CloseWriteHandle · · · · · · · · · · · · · · · · · · ·	
26.5.5	SerialManager_OpenReadHandle	
26.5.6	SerialManager_CloseReadHandle · · · · · · · · · · · · · · · · · · ·	523

Title

Section 1	No.	Page No.
26.5.7	SerialManager_WriteBlocking · · · · · · · · · · · · · · · · · · ·	523
26.5.8	SerialManager_ReadBlocking · · · · · · · · · · · · · · · · · · ·	524
26.5.9	SerialManager_WriteNonBlocking · · · · · · · · · · · · · · · · · · ·	525
26.5.10	SerialManager_ReadNonBlocking · · · · · · · · · · · · · · · · · · ·	525
26.5.11	SerialManager_TryRead · · · · · · · · · · · · · · · · · · ·	526
26.5.12	SerialManager_CancelWriting · · · · · · · · · · · · · · · · · · ·	527
26.5.13	SerialManager_CancelReading · · · · · · · · · · · · · · · · · · ·	
26.5.14	SerialManager_InstallTxCallback · · · · · · · · · · · · · · · · · · ·	
26.5.15	SerialManager_InstallRxCallback · · · · · · · · · · · · · · · · · · ·	
26.5.16	SerialManager_needPollingIsr · · · · · · · · · · · · · · · · · · ·	
26.5.17	SerialManager EnterLowpower · · · · · · · · · · · · · · · · · · ·	
26.5.18	SerialManager_ExitLowpower · · · · · · · · · · · · · · · · · · ·	530
26.5.19	SerialManager_SetLowpowerCriticalCb · · · · · · · · · · · · · · · · · · ·	
26.6 S	Serial Port Uart · · · · · · · · · · · · · · · · · · ·	532
26.6.1	Overview · · · · · · · · · · · · · · · · · · ·	532
26.6.2	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	532
26.7 S	Serial Port SWO · · · · · · · · · · · · · · · · · · ·	534
26.7.1	Overview · · · · · · · · · · · · · · · · · · ·	534
26.7.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
26.7.3	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	535
26.7.4	CODEC Adapter	

Chapter 1 Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support and integrated RTOS support for $FreeRTOS^{TM}$. In addition to the base enablement, the MCUX presso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The MCUXpresso SDK Web Builder is available to provide access to all MCUXpresso SDK packages. See the MCUXpresso Software Development Kit (SD-K) Release Notes (document MCUXSDKRN) in the Supported Devices section at MCUXpresso-SDK: Software Development Kit for MCUXpresso for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm® and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RT-OS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
- CMSIS-DSP, a suite of common signal processing functions.
- The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RT-OS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the mcuxpresso.nxp.com/apidoc/.

Deliverable	Location	
Demo Applications	<install_dir>/boards/<board_name>/demo</board_name></install_dir>	
	apps	
Driver Examples	<pre><install_dir>/boards/<board_name>/driver</board_name></install_dir></pre>	
	examples	
Documentation	<install_dir>/docs</install_dir>	
Middleware	<install_dir>/middleware</install_dir>	
Drivers	<install_dir>/<device_name>/drivers/</device_name></install_dir>	
CMSIS Standard Arm Cortex-M Headers, math	<install_dir>/CMSIS</install_dir>	
and DSP Libraries		
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/</toolchain></device_name></install_dir>	
MCUXpresso SDK Utilities	<install_dir>/devices/<device_name>/utilities</device_name></install_dir>	
RTOS Kernel Code	<install_dir>/rtos</install_dir>	

MCUXpresso SDK Folder Structure

Chapter 2

Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EM-BRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4M-OBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHM-OS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUI-CC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TD-MI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, Dynam-IQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2021 NXP B.V.

Chapter 3


Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

Overview

The MCUXpresso SDK architecture consists of five key components listed below.

- 1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
- 2. Peripheral Drivers
- 3. Real-time Operating Systems (RTOS)
- 4. Stacks and Middleware that integrate with the MCUXpresso SDK
- 5. Demo Applications based on the MCUXpresso SDK



MCUXpresso SDK Block Diagram

MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

CMSIS Support

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

MCUXpresso SDK Peripheral Drivers

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, fsl_common.h, and fsl_clock.h files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

Interrupt handling for transactional APIs

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

PUBWEAK SPIO_IRQHandler
PUBWEAK SPIO_DriverIRQHandler
SPIO_IRQHandler

```
LDR R0, =SPI0_DriverIRQHandler
BX R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/<D-EVICE_NAME>/<TOOLCHAIN>/startup_<DEVICE_NAME>.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0_DriverIRQHandler) jumps to itself (B). The MCUXpresso SDK drivers with transactional APIs provide the reimplementation of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCU-Xpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0_UART1_IRQHandler according to the use case requirements.

Feature Header Files

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

Application

See the Getting Started with MCUXpresso SDK document (MCUXSDKGSUG).

Chapter 4 Clock Driver

4.1 Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

The clock driver supports:

- Clock generator (PLL, FLL, and so on) configuration
- Clock mux and divider configuration
- Getting clock frequency

Data Structures

- struct _ccm_analog_frac_pll_config
 - Fractional-N PLL configuration. More...
- struct _ccm_analog_integer_pll_config

Integer PLL configuration. More...

Macros

- #define OSC24M_CLK_FREQ 24000000U
 - XTAL 24M clock frequency.
- #define CLKPAD_FREQ 0U
 - pad clock frequency.
- #define ECSPI_CLOCKS
 - Clock ip name array for ECSPI.
- #define ENET_CLOCKS
 - Clock ip name array for ENET.
- #define GPIO CLOCKS
 - Clock ip name array for GPIO.
- #define GPT_CLOCKS
 - Clock ip name array for GPT.
- #define I2C_CLOCKS
 - Clock ip name array for I2C.
- #define IOMUX_CLOCKS
 - Clock ip name array for IOMUX.
- #define IPMUX_CLOCKS
 - Clock ip name array for IPMUX.
- #define PWM_CLOCKS
 - Clock ip name array for PWM.
- #define RDC CLOCKS
 - Clock ip name array for RDC.
- #define SAI_CLOCKS
 - Clock ip name array for SAI.
- #define RDC SEMA42 CLOCKS
 - Clock ip name array for RDC SEMA42.

```
    #define UART CLOCKS

    Clock ip name array for UART.

    #define USDHC CLOCKS

    Clock ip name array for USDHC.

    #define WDOG CLOCKS

    Clock ip name array for WDOG.

    #define TMU CLOCKS

    Clock ip name array for TEMPSENSOR.

    #define SDMA CLOCKS

    Clock ip name array for SDMA.

    #define MU CLOCKS

    Clock ip name array for MU.

    #define QSPI CLOCKS

    Clock ip name array for QSPI.

    #define PDM_CLOCKS

    Clock ip name array for PDM.

    #define ASRC_CLOCKS

    Clock ip name array for ASRC.
• #define CCM_BIT_FIELD_EXTRACTION(val, mask, shift) (((val) & (mask)) >> (shift))
    CCM reg macros to extract corresponding registers bit field.

    #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off))))

    CCM reg macros to map corresponding registers.

    #define AUDIO_PLL1_GEN_CTRL_OFFSET 0x00

    CCM Analog registers offset.
• #define CCM_ANALOG_TUPLE(reg, shift) ((((reg)&0xFFFFU) << 16U) | ((shift)))
    CCM ANALOG tuple macros to map corresponding registers and bit fields.
• #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root))
    CCM CCGR and root tuple.

    #define CLOCK_ROOT_SOURCE

    clock root source

    #define kCLOCK CoreSysClk kCLOCK CoreM7Clk

    For compatible with other platforms without CCM.

    #define CLOCK_GetCoreSysClkFreq CLOCK_GetCoreM7Freq

    For compatible with other platforms without CCM.
```

Typedefs

- typedef enum _clock_name clock_name_t
 - Clock name used to get clock frequency.
- typedef enum _clock_ip_name clock_ip_name_t

CCM CCGR gate control.

• typedef enum _clock_root_control clock_root_control_t

ccm root name used to get clock frequency.

- typedef enum _clock_root clock root t
 - ccm clock root index used to get clock frequency.
- typedef enum
 - _clock_rootmux_m7_clk_sel_clock_rootmux_m7_clk_sel_t

Root clock select enumeration for ARM Cortex-M7 core.

• typedef enum

_clock_rootmux_axi_clk_sel clock_rootmux_axi_clk_sel_t

Root clock select enumeration for AXI bus.

```
    typedef enum

  _clock_rootmux_ahb_clk_sel_clock_rootmux_ahb_clk_sel_t
    Root clock select enumeration for AHB bus.
• typedef enum
  _clock_rootmux_audio_ahb_clk_sel clock_rootmux_audio_ahb_clk_sel_t
    Root clock select enumeration for Audio AHB bus.
• typedef enum
  _clock_rootmux_qspi_clk_sel_clock_rootmux_qspi_clk_sel_t
     Root clock select enumeration for QSPI peripheral.

    typedef enum

  clock rootmux ecspi clk sel clock rootmux ecspi clk sel t
     Root clock select enumeration for ECSPI peripheral.

    typedef enum

  _clock_rootmux_enet_axi_clk_sel clock_rootmux_enet_axi_clk_sel_t
     Root clock select enumeration for ENET AXI bus.
• typedef enum
  _clock_rootmux_enet_ref_clk_sel clock_rootmux_enet_ref_clk_sel_t
     Root clock select enumeration for ENET REF Clcok.
• typedef enum
  _clock_rootmux_enet_timer_clk_sel clock_rootmux_enet_timer_clk_sel_t
     Root clock select enumeration for ENET TIMER Clcok.
• typedef enum
  _clock_rootmux_enet_phy_clk_sel clock_rootmux_enet_phy_clk_sel_t
     Root clock select enumeration for ENET PHY Clcok.
• typedef enum
  clock rootmux i2c clk sel clock rootmux i2c clk sel t
     Root clock select enumeration for I2C peripheral.
• typedef enum
  _clock_rootmux_uart_clk_sel clock_rootmux_uart_clk_sel_t
     Root clock select enumeration for UART peripheral.
• typedef enum _clock_rootmux_gpt clock_rootmux_gpt_t
     Root clock select enumeration for GPT peripheral.
• typedef enum
  _clock_rootmux_wdog_clk_sel_clock_rootmux_wdog_clk_sel_t
     Root clock select enumeration for WDOG peripheral.
• typedef enum
  clock rootmux pwm clk sel clock rootmux Pwm clk sel t
     Root clock select enumeration for PWM peripheral.
• typedef enum
  _clock_rootmux_sai_clk_sel_clock_rootmux_sai_clk_sel_t
     Root clock select enumeration for SAI peripheral.

    typedef enum

  _clock_rootmux_pdm_clk_sel clock_rootmux_pdm_clk_sel_t
     Root clock select enumeration for PDM peripheral.

    typedef enum

  _clock_rootmux_noc_clk_sel clock_rootmux_noc_clk_sel_t
     Root clock select enumeration for NOC CLK.
• typedef enum _clock_pll_gate clock_pll_gate_t
     CCM PLL gate control.
```

- typedef enum _clock_gate_value clock_gate_value_t CCM gate control value.
- typedef enum _clock_pll_bypass_ctrl clock_pll_bypass_ctrl_t PLL control names for PLL bypass.
- typedef enum _ccm_analog_pll_clke clock_pll_clke_t PLL clock names for clock enable/disable settings.
- typedef enum _clock_pll_ctrl clock_pll_ctrl_t ANALOG Power down override control.
- typedef struct
 - _ccm_analog_frac_pll_config ccm_analog_frac_pll_config_t Fractional-N PLL configuration.
- typedef struct
 - _ccm_analog_integer_pll_config ccm_analog_integer_pll_config_t Integer PLL configuration.

Enumerations

```
enum _clock_name {
 kCLOCK CoreM7Clk,
 kCLOCK AxiClk,
 kCLOCK_AhbClk,
 kCLOCK_IpgClk,
 kCLOCK_PerClk,
 kCLOCK_EnetIpgClk,
 kCLOCK_Osc24MClk,
 kCLOCK_ArmPllClk,
 kCLOCK DramPllClk,
 kCLOCK_SysPll1Clk,
 kCLOCK_SysPll1Div2Clk,
 kCLOCK_SysPll1Div3Clk,
 kCLOCK_SysPll1Div4Clk,
 kCLOCK_SysPll1Div5Clk,
 kCLOCK_SysPll1Div6Clk,
 kCLOCK_SysPll1Div8Clk,
 kCLOCK_SysPll1Div10Clk,
 kCLOCK_SysPll1Div20Clk,
 kCLOCK_SysPll2Clk,
 kCLOCK SysPll2Div2Clk,
 kCLOCK_SysPll2Div3Clk,
 kCLOCK_SysPll2Div4Clk,
 kCLOCK_SysPll2Div5Clk,
 kCLOCK SysPll2Div6Clk,
 kCLOCK_SysPll2Div8Clk,
 kCLOCK_SysPll2Div10Clk,
 kCLOCK_SysPll2Div20Clk,
 kCLOCK SysPll3Clk,
 kCLOCK_AudioPll1Clk,
 kCLOCK_AudioPll2Clk,
 kCLOCK VideoPll1Clk,
 kCLOCK_ExtClk1,
 kCLOCK_ExtClk2,
 kCLOCK_ExtClk3,
 kCLOCK ExtClk4,
 kCLOCK NoneName }
    Clock name used to get clock frequency.
enum _clock_ip_name { ,
```

12

```
kCLOCK Debug = CCM TUPLE(4U, 32U),
    kCLOCK_Dram = CCM_TUPLE(5U, 64U),
    kCLOCK_Ecspi1 = CCM_TUPLE(7U, 101U),
    kCLOCK_Ecspi2 = CCM_TUPLE(8U, 102U),
    kCLOCK Ecspi3 = CCM TUPLE(9U, 131U),
    kCLOCK_Enet1 = CCM_TUPLE(10U, 17U),
    kCLOCK_Gpio1 = CCM_TUPLE(11U, 33U),
    kCLOCK_Gpio2 = CCM_TUPLE(12U, 33U),
    kCLOCK Gpio3 = CCM TUPLE(13U, 33U),
    kCLOCK_Gpio4 = CCM_TUPLE(14U, 33U),
    kCLOCK_Gpio5 = CCM_TUPLE(15U, 33U),
    kCLOCK Gpt1 = CCM TUPLE(16U, 107U),
    kCLOCK\_Gpt2 = CCM\_TUPLE(17U, 108U),
    kCLOCK\_Gpt3 = CCM\_TUPLE(18U, 109U),
    kCLOCK\_Gpt4 = CCM\_TUPLE(19U, 110U),
    kCLOCK_Gpt5 = CCM_TUPLE(20U, 111U),
    kCLOCK Gpt6 = CCM TUPLE(21U, 112U),
    kCLOCK_12c1 = CCM_TUPLE(23U, 90U),
    kCLOCK_12c2 = CCM_TUPLE(24U, 91U),
    kCLOCK I2c3 = CCM TUPLE(25U, 92U),
    kCLOCK_12c4 = CCM_TUPLE(26U, 93U),
    kCLOCK Iomux = CCM TUPLE(27U, 33U),
    kCLOCK\_Ipmux1 = CCM\_TUPLE(28U, 33U),
    kCLOCK Ipmux2 = CCM TUPLE(29U, 33U),
    kCLOCK_Ipmux3 = CCM_TUPLE(30U, 33U),
    kCLOCK_Ipmux4 = CCM_TUPLE(31U, 33U),
    kCLOCK_Mu = CCM_TUPLE(33U, 33U),
    kCLOCK Ocram = CCM TUPLE(35U, 16U),
    kCLOCK_OcramS = CCM_TUPLE(36U, 32U),
    kCLOCK_Pwm1 = CCM_TUPLE(40U, 103U),
    kCLOCK_Pwm2 = CCM_TUPLE(41U, 104U),
    kCLOCK_Pwm3 = CCM_TUPLE(42U, 105U),
    kCLOCK Pwm4 = CCM TUPLE(43U, 106U),
    kCLOCK_Qspi = CCM_TUPLE(47U, 87U),
    kCLOCK_Rdc = CCM_TUPLE(49U, 33U),
    kCLOCK Sai2 = CCM TUPLE(52U, 76U),
    kCLOCK_Sai3 = CCM_TUPLE(53U, 77U),
    kCLOCK_Sai5 = CCM_TUPLE(55U, 79U),
    kCLOCK_Sai6 = CCM_TUPLE(56U, 80U),
    kCLOCK_Sai7 = CCM_TUPLE(101U, 134U),
    kCLOCK Sdma1 = CCM TUPLE(58U, 33U),
    kCLOCK_Sdma2 = CCM_TUPLE(59U, 35U),
    kCLOCK Sec Debug = CCM TUPLE(60U, 33U),
    kCLOCK Sema42 1 = CCM TUPLE(61U, 33U),
    kCLOCK\_Sema42\_2 = CCM\_TUPLE(62U, 33U),
    kCLOCK_Sim_display = CCM_TUPLE(63U, 16U),
NXP Semicolductorsm = CCMCUXPIrE655 SDR VAPI Reference Manual
```

kCLOCK_Sim_main = CCM_TUPLE(66U, 16U), $kCLOCK_Sim_s = CCM_TUPLE(67U, 32U),$

```
kCLOCK TempSensor = CCM TUPLE(98U, 0xFFFF) }
    CCM CCGR gate control.
enum _clock_root_control {
 kCLOCK RootM7.
 kCLOCK_RootAxi = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[16].TARGET_ROO-
 T).
 kCLOCK RootEnetAxi = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[17].TARGET R-
 OOT),
 kCLOCK RootNoc = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[26].TARGET ROO-
 T),
 kCLOCK_RootAhb = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[32].TARGET_ROO-
 T),
 kCLOCK_RootIpg = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[33].TARGET_ROO-
 T).
 kCLOCK RootAudioAhb.
 kCLOCK_RootAudioIpg,
 kCLOCK RootDramAlt,
 kCLOCK_RootSai2 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[76].TARGET_ROO-
 T),
 kCLOCK RootSai3 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[77],TARGET ROO-
 T),
 kCLOCK RootSai5 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[79].TARGET ROO-
 T),
 kCLOCK_RootSai6 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[80].TARGET_ROO-
 kCLOCK RootSai7 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[134].TARGET RO-
 OT),
 kCLOCK RootEnetRef = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[83].TARGET R-
 OOT),
 kCLOCK_RootEnetTimer = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[84].TARGET-
 ROOT),
 kCLOCK_RootEnetPhy = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[85].TARGET_-
 ROOT).
 kCLOCK RootOspi = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[87],TARGET ROO-
 T),
 kCLOCK RootI2c1 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[90].TARGET ROO-
 T),
 kCLOCK_RootI2c2 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[91].TARGET_ROO-
 T),
 kCLOCK_RootI2c3 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[92].TARGET_ROO-
 kCLOCK RootI2c4 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[93],TARGET ROO-
 T),
 kCLOCK RootUart1 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[94].TARGET RO-
```

```
OT).
 kCLOCK RootUart2 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[95].TARGET RO-
 kCLOCK_RootUart3 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[96].TARGET_RO-
 OT).
 kCLOCK RootUart4 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[97].TARGET RO-
 OT),
 kCLOCK_RootEcspi1,
 kCLOCK RootEcspi2,
 kCLOCK_RootEcspi3,
 kCLOCK_RootPwm1 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[103].TARGET_R-
 kCLOCK RootPwm2 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[104].TARGET R-
 OOT).
 kCLOCK_RootPwm3 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[105].TARGET_R-
 OOT).
 kCLOCK RootPwm4 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[106].TARGET R-
 kCLOCK RootGpt1 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[107].TARGET_RO-
 OT),
 kCLOCK RootGpt2 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[108].TARGET RO-
 kCLOCK_RootGpt3 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[109].TARGET_RO-
 OT).
 kCLOCK RootGpt4 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[110].TARGET RO-
 OT),
 kCLOCK_RootGpt5 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[111].TARGET_RO-
 OT),
 kCLOCK RootGpt6 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[112].TARGET RO-
 OT),
 kCLOCK_RootWdog = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[114].TARGET_R-
 OOT).
 kCLOCK RootPdm = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[132].TARGET RO-
 OT)
    ccm root name used to get clock frequency.
• enum clock root {
```

```
kCLOCK M7ClkRoot = 0,
 kCLOCK_AxiClkRoot,
 kCLOCK NocClkRoot.
 kCLOCK_AhbClkRoot,
 kCLOCK_IpgClkRoot,
 kCLOCK_AudioAhbClkRoot,
 kCLOCK_AudioIpgClkRoot,
 kCLOCK_DramAltClkRoot,
 kCLOCK Sai2ClkRoot,
 kCLOCK_Sai3ClkRoot,
 kCLOCK_Sai5ClkRoot,
 kCLOCK Sai6ClkRoot,
 kCLOCK_Sai7ClkRoot,
 kCLOCK_QspiClkRoot,
 kCLOCK_I2c1ClkRoot,
 kCLOCK I2c2ClkRoot,
 kCLOCK I2c3ClkRoot,
 kCLOCK_I2c4ClkRoot,
 kCLOCK_Uart1ClkRoot,
 kCLOCK_Uart2ClkRoot,
 kCLOCK_Uart3ClkRoot,
 kCLOCK Uart4ClkRoot.
 kCLOCK_Ecspi1ClkRoot,
 kCLOCK Ecspi2ClkRoot,
 kCLOCK_Ecspi3ClkRoot,
 kCLOCK_Pwm1ClkRoot,
 kCLOCK_Pwm2ClkRoot,
 kCLOCK Pwm3ClkRoot,
 kCLOCK_Pwm4ClkRoot,
 kCLOCK_Gpt1ClkRoot,
 kCLOCK_Gpt2ClkRoot,
 kCLOCK_Gpt3ClkRoot,
 kCLOCK_Gpt4ClkRoot,
 kCLOCK_Gpt5ClkRoot,
 kCLOCK_Gpt6ClkRoot,
 kCLOCK WdogClkRoot,
 kCLOCK_PdmClkRoot }
    ccm clock root index used to get clock frequency.
• enum _clock_rootmux_m7_clk_sel {
```

```
kCLOCK M7RootmuxOsc24M = 0U
 kCLOCK_M7RootmuxSysPll2Div5 = 1U,
 kCLOCK_M7RootmuxSysPll2Div4 = 2U,
 kCLOCK_M7RootmuxSysPll1Div3 = 3U,
 kCLOCK M7RootmuxSysPll1 = 4U
 kCLOCK M7RootmuxAudioPll1 = 5U,
 kCLOCK_M7RootmuxVideoPll1 = 6U,
 kCLOCK_M7RootmuxSysPll3 = 7U }
    Root clock select enumeration for ARM Cortex-M7 core.

    enum clock rootmux axi clk sel {

 kCLOCK_AxiRootmuxOsc24M = 0U,
 kCLOCK_AxiRootmuxSysPll2Div3 = 1U,
 kCLOCK_AxiRootmuxSysPll1 = 2U,
 kCLOCK AxiRootmuxSysPll2Div4 = 3U,
 kCLOCK AxiRootmuxSysPl12 = 4U,
 kCLOCK_AxiRootmuxAudioPll1 = 5U,
 kCLOCK AxiRootmuxVideoPll1 = 6U,
 kCLOCK AxiRootmuxSysPll1Div8 = 7U }
    Root clock select enumeration for AXI bus.
enum _clock_rootmux_ahb_clk_sel {
 kCLOCK AhbRootmuxOsc24M = 0U,
 kCLOCK_AhbRootmuxSysPll1Div6 = 1U,
 kCLOCK_AhbRootmuxSysPll1 = 2U,
 kCLOCK AhbRootmuxSysPll1Div2 = 3U,
 kCLOCK AhbRootmuxSysPll2Div8 = 4U,
 kCLOCK AhbRootmuxSysPll3 = 5U,
 kCLOCK_AhbRootmuxAudioPll1 = 6U,
 kCLOCK_AhbRootmuxVideoPll1 = 7U }
    Root clock select enumeration for AHB bus.
enum _clock_rootmux_audio_ahb_clk_sel {
 kCLOCK_AudioAhbRootmuxOsc24M = 0U,
 kCLOCK\_AudioAhbRootmuxSysPll2Div2 = 1U,
 kCLOCK_AudioAhbRootmuxSysPll1 = 2U,
 kCLOCK AudioAhbRootmuxSysPll2 = 3U,
 kCLOCK AudioAhbRootmuxSysPll2Div6 = 4U,
 kCLOCK_AudioAhbRootmuxSysPll3 = 5U,
 kCLOCK AudioAhbRootmuxAudioPll1 = 6U,
 kCLOCK_AudioAhbRootmuxVideoPll1 = 7U }
    Root clock select enumeration for Audio AHB bus.
enum _clock_rootmux_qspi_clk_sel {
```

```
kCLOCK QspiRootmuxOsc24M = 0U,
 kCLOCK_QspiRootmuxSysPll1Div2 = 1U,
 kCLOCK_QspiRootmuxSysPll2Div3 = 2U,
 kCLOCK_QspiRootmuxSysPll2Div2 = 3U,
 kCLOCK OspiRootmuxAudioPl12 = 4U,
 kCLOCK QspiRootmuxSysPll1Div3 = 5U,
 kCLOCK_QspiRootmuxSysPll3 = 6,
 kCLOCK_QspiRootmuxSysPll1Div8 = 7U }
    Root clock select enumeration for QSPI peripheral.
• enum clock rootmux ecspi clk sel {
 kCLOCK_EcspiRootmuxOsc24M = 0U,
 kCLOCK_EcspiRootmuxSysPll2Div5 = 1U,
 kCLOCK_EcspiRootmuxSysPll1Div20 = 2U.
 kCLOCK_EcspiRootmuxSysPll1Div5 = 3U,
 kCLOCK EcspiRootmuxSysPll1 = 4U,
 kCLOCK_EcspiRootmuxSysPll3 = 5U,
 kCLOCK EcspiRootmuxSysPll2Div4 = 6U,
 kCLOCK EcspiRootmuxAudioPll2 = 7U }
    Root clock select enumeration for ECSPI peripheral.
enum _clock_rootmux_enet_axi_clk_sel {
 kCLOCK EnetAxiRootmuxOsc24M = 0U,
 kCLOCK_EnetAxiRootmuxSysPll1Div3 = 1U,
 kCLOCK_EnetAxiRootmuxSysPll1 = 2U,
 kCLOCK_EnetAxiRootmuxSysPll2Div4 = 3U,
 kCLOCK_EnetAxiRootmuxSysPll2Div5 = 4U,
 kCLOCK EnetAxiRootmuxAudioPll1 = 5U,
 kCLOCK_EnetAxiRootmuxVideoPll1 = 6U,
 kCLOCK_EnetAxiRootmuxSysPll3 = 7U }
    Root clock select enumeration for ENET AXI bus.
enum _clock_rootmux_enet_ref_clk_sel {
 kCLOCK\_EnetRefRootmuxOsc24M = 0U,
 kCLOCK_EnetRefRootmuxSysPll2Div8 = 1U,
 kCLOCK_EnetRefRootmuxSysPll2Div20 = 2U,
 kCLOCK EnetRefRootmuxSysPll2Div10 = 3U,
 kCLOCK EnetRefRootmuxSysPll1Div5 = 4U,
 kCLOCK_EnetRefRootmuxAudioPll1 = 5U,
 kCLOCK EnetRefRootmuxVideoPll1 = 6U,
 kCLOCK_EnetRefRootmuxExtClk4 = 7U }
    Root clock select enumeration for ENET REF Clcok.
enum _clock_rootmux_enet_timer_clk_sel {
```

```
kCLOCK EnetTimerRootmuxOsc24M = 0U,
 kCLOCK_EnetTimerRootmuxSysPll2Div10 = 1U,
 kCLOCK EnetTimerRootmuxAudioPll1 = 2U,
 kCLOCK_EnetTimerRootmuxExtClk1 = 3U,
 kCLOCK EnetTimerRootmuxExtClk2 = 4U,
 kCLOCK_EnetTimerRootmuxExtClk3 = 5U.
 kCLOCK_EnetTimerRootmuxExtClk4 = 6U,
 kCLOCK EnetTimerRootmuxVideoPll1 = 7U }
    Root clock select enumeration for ENET TIMER Clcok.
• enum clock rootmux enet phy clk sel {
 kCLOCK_EnetPhyRootmuxOsc24M = 0U,
 kCLOCK_EnetPhyRootmuxSysPll2Div20 = 1U,
 kCLOCK EnetPhyRootmuxSysPll2Div8 = 2U,
 kCLOCK_EnetPhyRootmuxSysPll2Div5 = 3U,
 kCLOCK EnetPhyRootmuxSysPll2Div2 = 4U,
 kCLOCK_EnetPhyRootmuxAudioPll1 = 5U,
 kCLOCK EnetPhyRootmuxVideoPll1 = 6U,
 kCLOCK EnetPhyRootmuxAudioPl12 = 7U }
    Root clock select enumeration for ENET PHY Clcok.
enum _clock_rootmux_i2c_clk_sel {
 kCLOCK I2cRootmuxOsc24M = 0U,
 kCLOCK_I2cRootmuxSysPll1Div5 = 1U,
 kCLOCK_12cRootmuxSysPll2Div20 = 2U,
 kCLOCK_12cRootmuxSysPl13 = 3U,
 kCLOCK I2cRootmuxAudioPll1 = 4U,
 kCLOCK I2cRootmuxVideoPll1 = 5U,
 kCLOCK_I2cRootmuxAudioPll2 = 6U,
 kCLOCK_I2cRootmuxSysPll1Div6 = 7U }
    Root clock select enumeration for I2C peripheral.
enum _clock_rootmux_uart_clk_sel {
 kCLOCK UartRootmuxOsc24M = 0U,
 kCLOCK_UartRootmuxSysPll1Div10 = 1U,
 kCLOCK_UartRootmuxSysPll2Div5 = 2U,
 kCLOCK UartRootmuxSysPll2Div10 = 3U,
 kCLOCK UartRootmuxSysPll3 = 4U,
 kCLOCK_UartRootmuxExtClk2 = 5U,
 kCLOCK UartRootmuxExtClk34 = 6U,
 kCLOCK_UartRootmuxAudioPll2 = 7U }
    Root clock select enumeration for UART peripheral.
enum _clock_rootmux_gpt {
```

```
kCLOCK GptRootmuxOsc24M = 0U,
 kCLOCK_GptRootmuxSystemPll2Div10 = 1U,
 kCLOCK GptRootmuxSysPll1Div2 = 2U,
 kCLOCK_GptRootmuxSysPll1Div20 = 3U,
 kCLOCK GptRootmuxVideoPll1 = 4U,
 kCLOCK GptRootmuxSystemPll1Div10 = 5U,
 kCLOCK_GptRootmuxAudioPll1 = 6U,
 kCLOCK_GptRootmuxExtClk123 = 7U }
    Root clock select enumeration for GPT peripheral.

    enum clock rootmux wdog clk sel {

 kCLOCK_WdogRootmuxOsc24M = 0U,
 kCLOCK_WdogRootmuxSysPll1Div6 = 1U,
 kCLOCK_WdogRootmuxSysPll1Div5 = 2U,
 kCLOCK_WdogRootmuxVpuPll = 3U,
 kCLOCK WdogRootmuxSystemPll2Div8 = 4U,
 kCLOCK_WdogRootmuxSystemPll3 = 5U,
 kCLOCK WdogRootmuxSystemPll1Div10 = 6U,
 kCLOCK WdogRootmuxSystemPll2Div6 = 7U }
    Root clock select enumeration for WDOG peripheral.
enum _clock_rootmux_pwm_clk_sel {
 kCLOCK PwmRootmuxOsc24M = 0U,
 kCLOCK_PwmRootmuxSysPll2Div10 = 1U,
 kCLOCK_PwmRootmuxSysPll1Div5 = 2U,
 kCLOCK_PwmRootmuxSysPll1Div20 = 3U,
 kCLOCK_PwmRootmuxSystemPll3 = 4U,
 kCLOCK PwmRootmuxExtClk12 = 5U,
 kCLOCK_PwmRootmuxSystemPll1Div10 = 6U,
 kCLOCK_PwmRootmuxVideoPll1 = 7U }
    Root clock select enumeration for PWM peripheral.
enum _clock_rootmux_sai_clk_sel {
 kCLOCK_SaiRootmuxOsc24M = 0U,
 kCLOCK_SaiRootmuxAudioPll1 = 1U,
 kCLOCK_SaiRootmuxAudioPll2 = 2U,
 kCLOCK SaiRootmuxVideoPll1 = 3U,
 kCLOCK SaiRootmuxSysPll1Div6 = 4U,
 kCLOCK_SaiRootmuxOsc26m = 5U,
 kCLOCK SaiRootmuxExtClk1 = 6U,
 kCLOCK_SaiRootmuxExtClk2 = 7U }
    Root clock select enumeration for SAI peripheral.
enum _clock_rootmux_pdm_clk_sel {
```

```
kCLOCK PdmRootmuxOsc24M = 0U,
 kCLOCK_PdmRootmuxSystemPll2 = 1U,
 kCLOCK PdmRootmuxAudioPll1 = 2U,
 kCLOCK_PdmRootmuxSysPll1 = 3U,
 kCLOCK PdmRootmuxSysPl12 = 4U
 kCLOCK PdmRootmuxSysPll3 = 5U,
 kCLOCK_PdmRootmuxExtClk3 = 6U,
 kCLOCK_PdmRootmuxAudioPll2 = 7U }
    Root clock select enumeration for PDM peripheral.

    enum clock rootmux noc clk sel {

 kCLOCK_NocRootmuxOsc24M = 0U,
 kCLOCK_NocRootmuxSysPll1 = 1U,
 kCLOCK NocRootmuxSysPl13 = 2U,
 kCLOCK NocRootmuxSysPll2 = 3U,
 kCLOCK NocRootmuxSysPll2Div2 = 4U,
 kCLOCK_NocRootmuxAudioPll1 = 5U,
 kCLOCK NocRootmuxVideoPll1 = 6U,
 kCLOCK NocRootmuxAudioPll2 = 7U }
    Root clock select enumeration for NOC CLK.
enum _clock_pll_gate {
 kCLOCK ArmPllGate = (uintptr t)CCM BASE + offsetof(CCM Type, PLL CTRL[12].PLL C-
 TRL),
 kCLOCK_GpuPllGate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[13].PLL_C-
 kCLOCK_VpuPllGate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[14].PLL_C-
 TRL).
 kCLOCK_DramPllGate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[15].PLL_C-
 TRL),
 kCLOCK SysPll1Gate = (uintptr t)CCM BASE + offsetof(CCM Type, PLL CTRL[16].PLL C-
 TRL),
 kCLOCK_SysPll1Div2Gate,
 kCLOCK_SysPll1Div3Gate,
 kCLOCK_SysPll1Div4Gate,
 kCLOCK SysPll1Div5Gate,
 kCLOCK_SysPll1Div6Gate,
 kCLOCK_SysPll1Div8Gate,
 kCLOCK SysPll1Div10Gate,
 kCLOCK_SysPll1Div20Gate,
 kCLOCK_SysPll2Gate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[25].PLL_C-
```

```
TRL).
 kCLOCK_SysPll2Div2Gate,
 kCLOCK_SysPll2Div3Gate,
 kCLOCK_SysPll2Div4Gate,
 kCLOCK SysPll2Div5Gate,
 kCLOCK SysPll2Div6Gate,
 kCLOCK_SysPll2Div8Gate,
 kCLOCK_SysPll2Div10Gate,
 kCLOCK SysPll2Div20Gate,
 kCLOCK SysPll3Gate = (uintptr t)CCM BASE + offsetof(CCM Type, PLL CTRL[34].PLL C-
 TRL),
 kCLOCK AudioPll1Gate = (uintptr t)CCM BASE + offsetof(CCM Type, PLL CTRL[35].PLL-
 CTRL),
 kCLOCK AudioPll2Gate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[36].PLL-
 _CTRL),
 kCLOCK VideoPll1Gate = (uintptr t)CCM BASE + offsetof(CCM Type, PLL CTRL[37].PLL -
 CTRL).
 kCLOCK_VideoPll2Gate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[38].PLL_-
 CTRL) }
    CCM PLL gate control.
• enum clock gate value {
 kCLOCK ClockNotNeeded = 0x0U,
 kCLOCK ClockNeededRun = 0x1111U,
 kCLOCK_ClockNeededRunWait = 0x2222U,
 kCLOCK ClockNeededAll = 0x3333U }
    CCM gate control value.
enum _clock_pll_bypass_ctrl {
 kCLOCK_AudioPll1BypassCtrl,
 kCLOCK AudioPll2BypassCtrl,
 kCLOCK_VideoPll1BypassCtrl,
 kCLOCK_DramPllInternalPll1BypassCtrl,
 kCLOCK_ArmPllPwrBypassCtrl,
 kCLOCK SysPll1InternalPll1BypassCtrl,
 kCLOCK SysPll2InternalPll1BypassCtrl,
 kCLOCK_SysPll3InternalPll1BypassCtrl }
    PLL control names for PLL bypass.
enum _ccm_analog_pll_clke {
```

```
kCLOCK AudioPll1Clke,
 kCLOCK_AudioPll2Clke,
 kCLOCK VideoPll1Clke.
 kCLOCK_DramPllClke,
 kCLOCK ArmPllClke,
 kCLOCK_SystemPll1Clke,
 kCLOCK_SystemPll1Div2Clke,
 kCLOCK_SystemPll1Div3Clke,
 kCLOCK SystemPll1Div4Clke,
 kCLOCK_SystemPll1Div5Clke,
 kCLOCK_SystemPll1Div6Clke,
 kCLOCK SystemPll1Div8Clke,
 kCLOCK_SystemPll1Div10Clke,
 kCLOCK_SystemPll1Div20Clke,
 kCLOCK_SystemPll2Clke,
 kCLOCK_SystemPll2Div2Clke,
 kCLOCK SystemPll2Div3Clke,
 kCLOCK_SystemPll2Div4Clke,
 kCLOCK_SystemPll2Div5Clke,
 kCLOCK SystemPll2Div6Clke,
 kCLOCK_SystemPll2Div8Clke,
 kCLOCK SystemPll2Div10Clke.
 kCLOCK_SystemPll2Div20Clke,
 kCLOCK SystemPll3Clke }
    PLL clock names for clock enable/disable settings.
enum _clock_pll_ctrl
    ANALOG Power down override control.

    enum {

 kANALOG PllRefOsc24M = 0U,
 kANALOG PllPadClk = 1U }
    PLL reference clock select.
```

Driver version

• #define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 4, 0)) CLOCK driver version 2.4.0.

CCM Root Clock Setting

- static void CLOCK_SetRootMux (clock_root_control_t rootClk, uint32_t mux) Set clock root mux.
- static uint32_t CLOCK_GetRootMux (clock_root_control_t rootClk) Get clock root mux.
- static void CLOCK_EnableRoot (clock_root_control_t rootClk) Enable clock root.
- static void CLOCK_DisableRoot (clock_root_control_t rootClk)

 Disable clock root.

- static bool CLOCK_IsRootEnabled (clock_root_control_t rootClk)

 Check whether clock root is enabled.
- void CLOCK_UpdateRoot (clock_root_control_t ccmRootClk, uint32_t mux, uint32_t pre, uint32_t post)

Update clock root in one step, for dynamical clock switching Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.

- void CLOCK_SetRootDivider (clock_root_control_t ccmRootClk, uint32_t pre, uint32_t post)

 Set root clock divider Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.
- static uint32_t CLOCK_GetRootPreDivider (clock_root_control_t rootClk)

 Get clock root PRE PODF.
- static uint32_t CLOCK_GetRootPostDivider (clock_root_control_t rootClk) Get clock root POST_PODF.

CCM Gate Control

- static void CLOCK_ControlGate (uintptr_t ccmGate, clock_gate_value_t control) lockrief Set PLL or CCGR gate control
- void CLOCK_EnableClock (clock_ip_name_t ccmGate)
 Enable CCGR clock gate and root clock gate for each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of
- void CLOCK_DisableClock (clock_ip_name_t ccmGate)
 Disable CCGR clock gate for the each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.

CCM Analog PLL Operatoin Functions

- static void CLOCK_PowerUpPll (CCM_ANALOG_Type *base, clock_pll_ctrl_t pllControl) Power up PLL.
- static void CLOCK_PowerDownPll (CCM_ANALOG_Type *base, clock_pll_ctrl_t pllControl) Power down PLL.
- static void CLOCK_SetPllBypass (CCM_ANALOG_Type *base, clock_pll_bypass_ctrl_t pll-Control, bool bypass)

PLL bypass setting.

reference manual.

• static bool CLOCK_IsPIlBypassed (CCM_ANALOG_Type *base, clock_pll_bypass_ctrl_t pll-Control)

Check if PLL is bypassed.

- static bool CLOCK_IsPllLocked (CCM_ANALOG_Type *base, clock_pll_ctrl_t pllControl) Check if PLL clock is locked.
- static void CLOCK_EnableAnalogClock (CCM_ANALOG_Type *base, clock_pll_clke_t pll-Clock)

Enable PLL clock.

 static void CLOCK_DisableAnalogClock (CCM_ANALOG_Type *base, clock_pll_clke_t pll-Clock)

Disable PLL clock.

• static void CLOCK_OverridePllClke (CCM_ANALOG_Type *base, clock_pll_clke_t ovClock, bool override)

Override PLL clock output enable.

• static void CLOCK OverridePllPd (CCM ANALOG Type *base, clock pll ctrl t pdClock, bool override)

Override PLL power down.

void CLOCK InitArmPll (const ccm analog integer pll config t *config)

Initializes the ANALOG ARM PLL.

void CLOCK DeinitArmPll (void)

De-initialize the ARM PLL.

void CLOCK InitSysPll1 (const ccm analog integer pll config t *config)

Initializes the ANALOG SYS PLL1.

• void CLOCK_DeinitSysPll1 (void)

De-initialize the System PLL1.

void CLOCK InitSysPll2 (const ccm analog integer pll config t *config)

Initializes the ANALOG SYS PLL2.

• void CLOCK DeinitSysPll2 (void)

De-initialize the System PLL2.

void CLOCK_InitSysPll3 (const ccm_analog_integer_pll_config_t *config)

Initializes the ANALOG SYS PLL3.

void CLOCK DeinitSysPll3 (void)

De-initialize the System PLL3.

void CLOCK InitAudioPll1 (const ccm analog frac pll config t *config)

Initializes the ANALOG AUDIO PLL1.

• void CLOCK DeinitAudioPll1 (void)

De-initialize the Audio PLL1.

• void CLOCK_InitAudioPll2 (const ccm_analog_frac_pll_config_t *config)

Initializes the ANALOG AUDIO PLL2.

• void CLOCK DeinitAudioPll2 (void)

De-initialize the Audio PLL2.

• void CLOCK_InitVideoPll1 (const ccm_analog_frac_pll_config_t *config)

Initializes the ANALOG VIDEO PLL1.

• void CLOCK DeinitVideoPll1 (void)

De-initialize the Video PLL1.

• void CLOCK_InitIntegerPll (CCM_ANALOG_Type *base, const ccm_analog_integer pll config-_t *config, clock_pll_ctrl_t type)

Initializes the ANALOG Integer PLL.

• uint32 t CLOCK GetIntegerPllFreq (CCM ANALOG Type *base, clock pll ctrl t type, uint32 t refClkFreq, bool pll1Bypass)

Get the ANALOG Integer PLL clock frequency.

• void CLOCK InitFracPll (CCM_ANALOG_Type *base, const ccm_analog_frac_pll_config_t *config, clock_pll_ctrl_t type)

Initializes the ANALOG Fractional PLL.

• uint32 t CLOCK GetFracPllFreq (CCM ANALOG Type *base, clock pll ctrl t type, uint32 t refClkFreq)

Gets the ANALOG Fractional PLL clock frequency.

• uint32_t CLOCK_GetPllFreq (clock_pll_ctrl_t pll)

Gets PLL clock frequency.

• uint32 t CLOCK GetPllRefClkFreq (clock pll ctrl t ctrl)

Gets PLL reference clock frequency.

CCM Get frequency

• uint32_t CLOCK_GetFreq (clock_name_t clockName)

Gets the clock frequency for a specific clock name.

• uint32_t CLOCK_GetClockRootFreq (clock_root_t clockRoot)

Gets the frequency of selected clock root.

• uint32_t CLOCK_GetCoreM7Freq (void)

Get the CCM Cortex M7 core frequency.

• uint32_t CLOCK_GetAxiFreq (void)

Get the CCM Axi bus frequency.

• uint32_t CLOCK_GetAhbFreq (void)

Get the CCM Ahb bus frequency.

• uint32_t CLOCK_GetEnetAxiFreq (void)

brief Get the CCM Enet AXI bus frequency.

4.2 Data Structure Documentation

4.2.1 struct _ccm_analog_frac_pll_config

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

Data Fields

uint8_t refSel

pll reference clock sel

uint32_t mainDiv

Value of the 10-bit programmable main-divider, range must be $64\sim1023$.

• uint32_t dsm

Value of 16-bit DSM.

• uint8_t preDiv

Value of the 6-bit programmable pre-divider, range must be 1 \sim 63.

• uint8 t postDiv

Value of the 3-bit programmable Scaler, range must be 0 \sim 6.

4.2.2 struct _ccm_analog_integer_pll_config

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

Data Fields

• uint8_t refSel

pll reference clock sel

uint32_t mainDiv

Value of the 10-bit programmable main-divider, range must be $64\sim1023$.

• uint8_t preDiv

Value of the 6-bit programmable pre-divider, range must be $1\sim63$.

uint8_t postDiv

Value of the 3-bit programmable Scaler, range must be 0 \sim 6.

4.3 **Macro Definition Documentation**

#define FSL CLOCK DRIVER VERSION (MAKE_VERSION(2, 4, 0)) 4.3.1

4.3.2 #define ECSPI CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Ecspi1, kCLOCK_Ecspi2,
kCLOCK_Ecspi3, \
```

4.3.3 #define ENET CLOCKS

Value:

```
kCLOCK_Enet1, \
```

4.3.4 #define GPIO CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Gpio1, kCLOCK_Gpio2,
kCLOCK_Gpio3, kCLOCK_Gpio4, kCLOCK_Gpio5, \
```

4.3.5 #define GPT CLOCKS

```
kCLOCK_IpInvalid, kCLOCK_Gpt1, kCLOCK_Gpt2,
kCLOCK_Gpt3, kCLOCK_Gpt4, kCLOCK_Gpt5,
kCLOCK_Gpt6, \
```

4.3.6 #define I2C CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_I2c1, kCLOCK_I2c2,
kCLOCK_I2c3, kCLOCK_I2c4, \
```

4.3.7 #define IOMUX CLOCKS

Value:

```
kCLOCK_Iomux, \
```

4.3.8 #define IPMUX_CLOCKS

Value:

```
kCLOCK_Ipmux1, kCLOCK_Ipmux2,
kCLOCK_Ipmux3, kCLOCK_Ipmux4, \
```

4.3.9 #define PWM_CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Pwm1, kCLOCK_Pwm2,
kCLOCK_Pwm3, kCLOCK_Pwm4, \
```

4.3.10 #define RDC CLOCKS

```
kCLOCK_Rdc, \
```

4.3.11 #define SAI CLOCKS

```
Value:
```

```
kCLOCK_IpInvalid, kCLOCK_IpInvalid, kCLOCK_Sai2, kCLOCK_Sai3,
 kCLOCK_IpInvalid, kCLOCK_Sai5, kCLOCK_Sai6, \
      kCLOCK_Sai7
}
```

4.3.12 #define RDC_SEMA42_CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Sema42_1, kCLOCK_Sema42_2 \
```

4.3.13 #define UART CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Uart1, kCLOCK_Uart2,
kCLOCK_Uart3, kCLOCK_Uart4, \
```

4.3.14 #define USDHC CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Usdhc1, kCLOCK_Usdhc2,
kCLOCK_Usdhc3 \
```

4.3.15 #define WDOG CLOCKS

```
kCLOCK_IpInvalid, kCLOCK_Wdog1, kCLOCK_Wdog2,
kCLOCK_Wdog3 \
```

4.3.16 #define TMU CLOCKS

Value:

```
{
     kCLOCK_TempSensor, \
```

4.3.17 #define SDMA CLOCKS

Value:

```
\kCLOCK_Sdma1, kCLOCK_Sdma2, kCLOCK_Sdma3 \
```

4.3.18 #define MU_CLOCKS

Value:

```
{ kCLOCK_Mu \
```

4.3.19 #define QSPI_CLOCKS

Value:

```
{ kCLOCK_Qspi \
```

4.3.20 #define PDM_CLOCKS

```
{
            kCLOCK_Pdm \
            }
```

4.3.21 #define ASRC_CLOCKS

- 4.3.22 #define kCLOCK_CoreSysClk kCLOCK_CoreM7Clk
- 4.3.23 #define CLOCK_GetCoreSysClkFreq CLOCK_GetCoreM7Freq

- 4.4 Typedef Documentation
- 4.4.1 typedef enum _clock_name clock_name_t
- 4.4.2 typedef enum _clock_ip_name clock_ip_name_t
- 4.4.3 typedef enum _clock_root_control clock_root_control_t
- 4.4.4 typedef enum _clock_root clock_root_t
- 4.4.5 typedef enum _clock_rootmux_m7_clk_sel clock_rootmux_m7_clk_sel_t
- 4.4.6 typedef enum _clock_rootmux_axi_clk_sel clock_rootmux_axi_clk_sel_t
- 4.4.7 typedef enum _clock_rootmux_ahb_clk_sel clock_rootmux_ahb_clk_sel_t
- 4.4.8 typedef enum _clock_rootmux_audio_ahb_clk_sel clock_rootmux_audio_ahb_clk_sel_t
- 4.4.9 typedef enum _clock_rootmux_qspi_clk_sel clock_rootmux_qspi_clk_sel_t
- 4.4.10 typedef enum _clock_rootmux_ecspi_clk_sel clock_rootmux_ecspi_clk_sel_t
- 4.4.11 typedef enum _clock_rootmux_enet_axi_clk_sel clock_rootmux_enet_axi_clk_sel_t
- 4.4.12 typedef enum _clock_rootmux_enet_ref_clk_sel clock_rootmux_enet_ref_clk_sel_t
- 4.4.13 typedef enum _clock_rootmux_enet_timer_clk_sel clock_rootmux_enet_timer_clk_sel_t
- 4.4.14 typedef enum _clock_rootmux_enet_phy_clk_sel clock_rootmux_enet_phy_clk_sel_t
- 4.4.15 typedef enum _clock_rootmux_i2c_clk_sel clock_rootmux_i2c_clk_sel_t
- 4.4.16 typedef enum _clock_rootmux_uart_clk_sel clock_rootmux_uart_clk_sel_t
- 4.4.17 typedef enum _clock_rootmux_gpt clock_rootmux_gpt_t
- NXP Semiconductors MCUXpresso SDK API Reference Manual 31 4.4.18 typedef enum _clock_rootmux_wdog_clk_sel clock_rootmux_wdog_clk_sel_t

- 0:15: REG offset to CCM ANALOG BASE in bytes.
- 16:20: bypass bit shift.

4.4.26 typedef enum ccm analog pll clke clock pll clke t

These constants define the PLL clock names for PLL clock enable/disable operations.

- 0:15: REG offset to CCM_ANALOG_BASE in bytes.
- 16:20: Clock enable bit shift.

4.4.27 typedef struct ccm analog frac pll config ccm analog frac pll config t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

typedef struct _ccm_analog_integer_pll_config ccm_analog_integer_pll_-4.4.28 config t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

4.5 **Enumeration Type Documentation**

4.5.1 enum clock name

Enumerator

```
kCLOCK CoreM7Clk ARM M7 Core clock.
kCLOCK_AxiClk Main AXI bus clock.
kCLOCK AhbClk AHB bus clock.
kCLOCK_IpgClk IPG bus clock.
kCLOCK PerClk Peripheral Clock.
kCLOCK EnetIpgClk ENET IPG Clock.
kCLOCK_Osc24MClk OSC 24M clock.
kCLOCK ArmPllClk Arm PLL clock.
kCLOCK_DramPllClk Dram PLL clock.
kCLOCK_SysPll1Clk Sys PLL1 clock.
kCLOCK SysPll1Div2Clk Sys PLL1 clock divided by 2.
kCLOCK_SysPll1Div3Clk Sys PLL1 clock divided by 3.
kCLOCK_SysPll1Div4Clk Sys PLL1 clock divided by 4.
kCLOCK_SysPll1Div5Clk Sys PLL1 clock divided by 5.
kCLOCK_SysPll1Div6Clk Sys PLL1 clock divided by 6.
kCLOCK SysPll1Div8Clk Sys PLL1 clock divided by 8.
```

```
kCLOCK SysPll1Div10Clk Sys PLL1 clock divided by 10.
kCLOCK_SysPll1Div20Clk Sys PLL1 clock divided by 20.
kCLOCK SysPll2Clk Sys PLL2 clock.
kCLOCK_SysPll2Div2Clk Sys PLL2 clock divided by 2.
kCLOCK_SysPll2Div3Clk Sys PLL2 clock divided by 3.
kCLOCK SysPll2Div4Clk Sys PLL2 clock divided by 4.
kCLOCK_SysPll2Div5Clk Sys PLL2 clock divided by 5.
kCLOCK_SysPll2Div6Clk Sys PLL2 clock divided by 6.
kCLOCK SysPll2Div8Clk Sys PLL2 clock divided by 8.
kCLOCK_SysPll2Div10Clk Sys PLL2 clock divided by 10.
kCLOCK_SysPll2Div20Clk Sys PLL2 clock divided by 20.
kCLOCK_SysPll3Clk Sys PLL3 clock.
kCLOCK AudioPll1Clk Audio PLL1 clock.
kCLOCK AudioPll2Clk Audio PLL2 clock.
kCLOCK_VideoPll1Clk Video PLL1 clock.
kCLOCK ExtClk1 External clock1.
kCLOCK_ExtClk2 External clock2.
kCLOCK ExtClk3 External clock3.
kCLOCK_ExtClk4 External clock4.
kCLOCK NoneName None Clock Name.
```

4.5.2 enum clock ip name

Enumerator

```
kCLOCK_Debug DEBUG Clock Gate.
kCLOCK Dram DRAM Clock Gate.
kCLOCK Ecspi1 ECSPI1 Clock Gate.
kCLOCK Ecspi2 ECSPI2 Clock Gate.
kCLOCK_Ecspi3 ECSPI3 Clock Gate.
kCLOCK_Enet1 ENET1 Clock Gate.
kCLOCK Gpio1 GPIO1 Clock Gate.
kCLOCK_Gpio2 GPIO2 Clock Gate.
kCLOCK_Gpio3 GPIO3 Clock Gate.
kCLOCK_Gpio4 GPIO4 Clock Gate.
kCLOCK_Gpio5 GPIO5 Clock Gate.
kCLOCK Gpt1 GPT1 Clock Gate.
kCLOCK_Gpt2 GPT2 Clock Gate.
kCLOCK_Gpt3 GPT3 Clock Gate.
kCLOCK Gpt4 GPT4 Clock Gate.
kCLOCK_Gpt5 GPT5 Clock Gate.
kCLOCK_Gpt6 GPT6 Clock Gate.
kCLOCK 12c1 I2C1 Clock Gate.
kCLOCK 12c2 I2C2 Clock Gate.
```

```
kCLOCK 12c3 I2C3 Clock Gate.
```

kCLOCK 12c4 I2C4 Clock Gate.

kCLOCK Iomux IOMUX Clock Gate.

kCLOCK_Ipmux1 IPMUX1 Clock Gate.

kCLOCK_Ipmux2 IPMUX2 Clock Gate.

kCLOCK Ipmux3 IPMUX3 Clock Gate.

kCLOCK_Ipmux4 IPMUX4 Clock Gate.

kCLOCK_Mu MU Clock Gate.

kCLOCK Ocram OCRAM Clock Gate.

kCLOCK OcramS OCRAM S Clock Gate.

kCLOCK Pwm1 PWM1 Clock Gate.

kCLOCK Pwm2 PWM2 Clock Gate.

kCLOCK Pwm3 PWM3 Clock Gate.

kCLOCK Pwm4 PWM4 Clock Gate.

kCLOCK_Qspi QSPI Clock Gate.

kCLOCK Rdc RDC Clock Gate.

kCLOCK Sai2 SAI2 Clock Gate.

kCLOCK Sai3 SAI3 Clock Gate.

kCLOCK_Sai5 SAI5 Clock Gate.

kCLOCK Sai6 SAI6 Clock Gate.

kCLOCK Sai7 SAI7 Clock Gate.

kCLOCK Sdma1 SDMA1 Clock Gate.

kCLOCK_Sdma2 SDMA2 Clock Gate.

kCLOCK Sec Debug SEC DEBUG Clock Gate.

kCLOCK Sema42 1 RDC SEMA42 Clock Gate.

kCLOCK_Sema42_2 RDC SEMA42 Clock Gate.

kCLOCK_Sim_display SIM_Display Clock Gate.

kCLOCK Sim m SIM M Clock Gate.

kCLOCK_Sim_main SIM_MAIN Clock Gate.

kCLOCK_Sim_s SIM_S Clock Gate.

kCLOCK_Sim_wakeup SIM_WAKEUP Clock Gate.

kCLOCK Uart1 UART1 Clock Gate.

kCLOCK Uart2 UART2 Clock Gate.

kCLOCK_Uart3 UART3 Clock Gate.

kCLOCK Uart4 UART4 Clock Gate.

kCLOCK Usdhc1 USDHC1 Clock Gate.

kCLOCK_Usdhc2 USDHC2 Clock Gate.

kCLOCK_Wdog1 WDOG1 Clock Gate.

kCLOCK_Wdog2 WDOG2 Clock Gate.

kCLOCK_Wdog3 WDOG3 Clock Gate.

kCLOCK Asrc ASRC Clock Gate.

kCLOCK_Pdm PDM Clock Gate.

kCLOCK Usdhc3 USDHC3 Clock Gate.

kCLOCK Sdma3 SDMA3 Clock Gate.

kCLOCK_TempSensor TempSensor Clock Gate.

4.5.3 enum clock root control

Enumerator

```
kCLOCK RootM7 ARM Cortex-M7 Clock control name.
kCLOCK_RootAxi AXI Clock control name.
kCLOCK RootEnetAxi ENET AXI Clock control name.
kCLOCK RootNoc NOC Clock control name.
kCLOCK RootAhb AHB Clock control name.
kCLOCK_RootIpg IPG Clock control name.
kCLOCK_RootAudioAhb Audio AHB Clock control name.
kCLOCK RootAudiolpg Audio IPG Clock control name.
kCLOCK RootDramAlt DRAM ALT Clock control name.
kCLOCK_RootSai2 SAI2 Clock control name.
kCLOCK_RootSai3 SAI3 Clock control name.
kCLOCK RootSai5 SAI5 Clock control name.
kCLOCK_RootSai6 SAI6 Clock control name.
kCLOCK_RootSai7 SAI7 Clock control name.
kCLOCK RootEnetRef ENET Clock control name.
kCLOCK RootEnetTimer ENET TIMER Clock control name.
kCLOCK RootEnetPhy ENET PHY Clock control name.
kCLOCK_RootQspi QSPI Clock control name.
kCLOCK RootI2c1 I2C1 Clock control name.
kCLOCK RootI2c2 I2C2 Clock control name.
kCLOCK_RootI2c3 I2C3 Clock control name.
kCLOCK RootI2c4 I2C4 Clock control name.
kCLOCK RootUart1 UART1 Clock control name.
kCLOCK RootUart2 UART2 Clock control name.
kCLOCK_RootUart3 UART3 Clock control name.
kCLOCK_RootUart4 UART4 Clock control name.
kCLOCK RootEcspi1 ECSPI1 Clock control name.
kCLOCK RootEcspi2 ECSPI2 Clock control name.
kCLOCK_RootEcspi3 ECSPI3 Clock control name.
kCLOCK_RootPwm1 PWM1 Clock control name.
kCLOCK RootPwm2 PWM2 Clock control name.
kCLOCK_RootPwm3 PWM3 Clock control name.
kCLOCK RootPwm4 PWM4 Clock control name.
kCLOCK_RootGpt1 GPT1 Clock control name.
kCLOCK RootGpt2 GPT2 Clock control name.
kCLOCK RootGpt3 GPT3 Clock control name.
```

kCLOCK_RootGpt4 GPT4 Clock control name. kCLOCK RootGpt5 GPT5 Clock control name. kCLOCK RootGpt6 GPT6 Clock control name. *kCLOCK_RootWdog* WDOG Clock control name. kCLOCK RootPdm PDM Clock control name.

4.5.4 enum clock root

Enumerator

```
kCLOCK M7ClkRoot ARM Cortex-M7 Clock control name.
kCLOCK_AxiClkRoot AXI Clock control name.
kCLOCK NocClkRoot NOC Clock control name.
kCLOCK AhbClkRoot AHB Clock control name.
kCLOCK IpgClkRoot IPG Clock control name.
kCLOCK_AudioAhbClkRoot Audio AHB Clock control name.
kCLOCK_AudioIpgClkRoot Audio IPG Clock control name.
kCLOCK DramAltClkRoot DRAM ALT Clock control name.
kCLOCK Sai2ClkRoot SAI2 Clock control name.
kCLOCK_Sai3ClkRoot SAI3 Clock control name.
kCLOCK_Sai5ClkRoot SAI5 Clock control name.
kCLOCK Sai6ClkRoot SAI6 Clock control name.
kCLOCK Sai7ClkRoot SAI7 Clock control name.
kCLOCK_OspiClkRoot QSPI Clock control name.
kCLOCK 12c1ClkRoot I2C1 Clock control name.
kCLOCK 12c2ClkRoot 12C2 Clock control name.
kCLOCK 12c3ClkRoot 12C3 Clock control name.
kCLOCK_I2c4ClkRoot I2C4 Clock control name.
kCLOCK Uart1ClkRoot UART1 Clock control name.
kCLOCK Uart2ClkRoot UART2 Clock control name.
kCLOCK_Uart3ClkRoot UART3 Clock control name.
kCLOCK Uart4ClkRoot UART4 Clock control name.
kCLOCK Ecspi1ClkRoot ECSPI1 Clock control name.
kCLOCK Ecspi2ClkRoot ECSPI2 Clock control name.
kCLOCK_Ecspi3ClkRoot ECSPI3 Clock control name.
kCLOCK_Pwm1ClkRoot PWM1 Clock control name.
kCLOCK Pwm2ClkRoot PWM2 Clock control name.
kCLOCK Pwm3ClkRoot PWM3 Clock control name.
kCLOCK Pwm4ClkRoot PWM4 Clock control name.
kCLOCK_Gpt1ClkRoot GPT1 Clock control name.
kCLOCK Gpt2ClkRoot GPT2 Clock control name.
kCLOCK_Gpt3ClkRoot GPT3 Clock control name.
kCLOCK Gpt4ClkRoot GPT4 Clock control name.
kCLOCK_Gpt5ClkRoot GPT5 Clock control name.
kCLOCK Gpt6ClkRoot GPT6 Clock control name.
kCLOCK WdogClkRoot WDOG Clock control name.
kCLOCK PdmClkRoot PDM Clock control name.
```

4.5.5 enum clock rootmux m7 clk sel

Enumerator

kCLOCK M7RootmuxOsc24M ARM Cortex-M7 Clock from OSC 24M.

kCLOCK_M7RootmuxSysPll2Div5 ARM Cortex-M7 Clock from SYSTEM PLL2 divided by 5.

kCLOCK_M7RootmuxSysPll2Div4 ARM Cortex-M7 Clock from SYSTEM PLL2 divided by 4.

kCLOCK M7RootmuxSysPll1Div3 ARM Cortex-M7 Clock from SYSTEM PLL1 divided by 3.

kCLOCK M7RootmuxSysPll1 ARM Cortex-M7 Clock from SYSTEM PLL1.

kCLOCK_M7RootmuxAudioPll1 ARM Cortex-M7 Clock from AUDIO PLL1.

kCLOCK_M7RootmuxVideoPll1 ARM Cortex-M7 Clock from VIDEO PLL1.

kCLOCK M7RootmuxSysPll3 ARM Cortex-M7 Clock from SYSTEM PLL3.

4.5.6 enum clock rootmux axi clk sel

Enumerator

kCLOCK_AxiRootmuxOsc24M ARM AXI Clock from OSC 24M.

kCLOCK_AxiRootmuxSysPll2Div3 ARM AXI Clock from SYSTEM PLL2 divided by 3.

kCLOCK AxiRootmuxSysPll1 ARM AXI Clock from SYSTEM PLL1.

kCLOCK AxiRootmuxSysPll2Div4 ARM AXI Clock from SYSTEM PLL2 divided by 4.

kCLOCK AxiRootmuxSvsPll2 ARM AXI Clock from SYSTEM PLL2.

kCLOCK_AxiRootmuxAudioPll1 ARM AXI Clock from AUDIO PLL1.

kCLOCK AxiRootmuxVideoPll1 ARM AXI Clock from VIDEO PLL1.

kCLOCK_AxiRootmuxSysPll1Div8 ARM AXI Clock from SYSTEM PLL1 divided by 8.

4.5.7 enum clock rootmux ahb clk sel

Enumerator

kCLOCK_AhbRootmuxOsc24M ARM AHB Clock from OSC 24M.

kCLOCK AhbRootmuxSysPll1Div6 ARM AHB Clock from SYSTEM PLL1 divided by 6.

kCLOCK AhbRootmuxSysPll1 ARM AHB Clock from SYSTEM PLL1.

kCLOCK_AhbRootmuxSysPll1Div2 ARM AHB Clock from SYSTEM PLL1 divided by 2.

kCLOCK_AhbRootmuxSysPll2Div8 ARM AHB Clock from SYSTEM PLL2 divided by 8.

kCLOCK_AhbRootmuxSysPll3 ARM AHB Clock from SYSTEM PLL3.

kCLOCK AhbRootmuxAudioPll1 ARM AHB Clock from AUDIO PLL1.

kCLOCK_AhbRootmuxVideoPll1 ARM AHB Clock from VIDEO PLL1.

4.5.8 enum _clock_rootmux_audio ahb clk sel

Enumerator

kCLOCK AudioAhbRootmuxOsc24M ARM Audio AHB Clock from OSC 24M.

kCLOCK_AudioAhbRootmuxSysPll2Div2 ARM Audio AHB Clock from SYSTEM PLL2 divided by 2.

kCLOCK AudioAhbRootmuxSysPll1 ARM Audio AHB Clock from SYSTEM PLL1.

kCLOCK AudioAhbRootmuxSysPll2 ARM Audio AHB Clock from SYSTEM PLL2.

kCLOCK_AudioAhbRootmuxSysPll2Div6 ARM Audio AHB Clock from SYSTEM PLL2 divided by 6.

kCLOCK AudioAhbRootmuxSysPll3 ARM Audio AHB Clock from SYSTEM PLL3.

kCLOCK_AudioAhbRootmuxAudioPll1 ARM Audio AHB Clock from AUDIO PLL1.

kCLOCK_AudioAhbRootmuxVideoPll1 ARM Audio AHB Clock from VIDEO PLL1.

4.5.9 enum clock rootmux qspi clk sel

Enumerator

kCLOCK_QspiRootmuxOsc24M ARM QSPI Clock from OSC 24M.

kCLOCK_OspiRootmuxSysPll1Div2 ARM QSPI Clock from SYSTEM PLL1 divided by 2.

kCLOCK OspiRootmuxSysPll2Div3 ARM OSPI Clock from SYSTEM PLL2 divided by 3.

kCLOCK_QspiRootmuxSysPll2Div2 ARM QSPI Clock from SYSTEM PLL2 divided by 2.

kCLOCK_OspiRootmuxAudioPll2 ARM QSPI Clock from AUDIO PLL2.

kCLOCK_OspiRootmuxSysPll1Div3 ARM QSPI Clock from SYSTEM PLL1 divided by 3.

kCLOCK OspiRootmuxSysPll3 ARM QSPI Clock from SYSTEM PLL3.

kCLOCK_QspiRootmuxSysPll1Div8 ARM QSPI Clock from SYSTEM PLL1 divided by 8.

4.5.10 enum clock rootmux ecspi clk sel

Enumerator

kCLOCK EcspiRootmuxOsc24M ECSPI Clock from OSC 24M.

kCLOCK EcspiRootmuxSysPll2Div5 ECSPI Clock from SYSTEM PLL2 divided by 5.

kCLOCK_EcspiRootmuxSysPll1Div20 ECSPI Clock from SYSTEM PLL1 divided by 20.

kCLOCK_EcspiRootmuxSysPll1Div5 ECSPI Clock from SYSTEM PLL1 divided by 5.

kCLOCK_EcspiRootmuxSysPll1 ECSPI Clock from SYSTEM PLL1.

kCLOCK_EcspiRootmuxSysPll3 ECSPI Clock from SYSTEM PLL3.

kCLOCK EcspiRootmuxSysPll2Div4 ECSPI Clock from SYSTEM PLL2 divided by 4.

kCLOCK_EcspiRootmuxAudioPll2 ECSPI Clock from AUDIO PLL2.

4.5.11 enum clock rootmux enet axi clk sel

Enumerator

kCLOCK EnetAxiRootmuxOsc24M ENET AXI Clock from OSC 24M.

kCLOCK_EnetAxiRootmuxSysPll1Div3 ENET AXI Clock from SYSTEM PLL1 divided by 3.

kCLOCK_EnetAxiRootmuxSysPll1 ENET AXI Clock from SYSTEM PLL1.

kCLOCK EnetAxiRootmuxSysPll2Div4 ENET AXI Clock from SYSTEM PLL2 divided by 4.

kCLOCK_EnetAxiRootmuxSysPll2Div5 ENET AXI Clock from SYSTEM PLL2 divided by 5.

kCLOCK_EnetAxiRootmuxAudioPll1 ENET AXI Clock from AUDIO PLL1.

kCLOCK EnetAxiRootmuxVideoPll1 ENET AXI Clock from VIDEO PLL1.

kCLOCK EnetAxiRootmuxSysPll3 ENET AXI Clock from SYSTEM PLL3.

4.5.12 enum clock rootmux enet ref clk sel

Enumerator

kCLOCK_EnetRefRootmuxOsc24M ENET REF Clock from OSC 24M.

kCLOCK_EnetRefRootmuxSysPll2Div8 ENET REF Clock from SYSTEM PLL2 divided by 8.

kCLOCK_EnetRefRootmuxSysPll2Div20 ENET REF Clock from SYSTEM PLL2 divided by 20.

kCLOCK_EnetRefRootmuxSysPll2Div10 ENET REF Clock from SYSTEM PLL2 divided by 10.

kCLOCK_EnetRefRootmuxSysPll1Div5 ENET REF Clock from SYSTEM PLL1 divided by 5.

kCLOCK_EnetRefRootmuxAudioPll1 ENET REF Clock from AUDIO PLL1.

kCLOCK EnetRefRootmuxVideoPll1 ENET REF Clock from VIDEO PLL1.

kCLOCK_EnetRefRootmuxExtClk4 ENET REF Clock from External Clock 4.

4.5.13 enum clock rootmux enet timer clk sel

Enumerator

kCLOCK_EnetTimerRootmuxOsc24M ENET TIMER Clock from OSC 24M.

kCLOCK EnetTimerRootmuxSysPll2Div10 ENET TIMER Clock from SYSTEM PLL2 divided by 10.

kCLOCK_EnetTimerRootmuxAudioPll1 ENET TIMER Clock from AUDIO PLL1.

kCLOCK_EnetTimerRootmuxExtClk1 ENET TIMER Clock from External Clock 1.

kCLOCK EnetTimerRootmuxExtClk2 ENET TIMER Clock External Clock 2.

kCLOCK_EnetTimerRootmuxExtClk3 ENET TIMER Clock from External Clock 3.

kCLOCK EnetTimerRootmuxExtClk4 ENET TIMER Clock from External Clock 4.

kCLOCK_EnetTimerRootmuxVideoPll1 ENET TIMER Clock from VIDEO PLL1.

39

4.5.14 enum clock rootmux enet phy clk sel

Enumerator

kCLOCK_EnetPhyRootmuxOsc24M ENET PHY Clock from OSC 24M.

kCLOCK EnetPhyRootmuxSysPll2Div20 ENET PHY Clock from SYSTEM PLL2 divided by 20.

kCLOCK_EnetPhyRootmuxSysPll2Div8 ENET PHY Clock from SYSTEM PLL2 divided by 8.

kCLOCK_EnetPhyRootmuxSysPll2Div5 ENET PHY Clock from SYSTEM PLL2 divided by 5.

kCLOCK_EnetPhyRootmuxSysPll2Div2 ENET PHY Clock from SYSTEM PLL2 divided by 2.

kCLOCK EnetPhyRootmuxAudioPll1 ENET PHY Clock from AUDIO PLL1.

kCLOCK EnetPhyRootmuxVideoPll1 ENET PHY Clock from VIDEO PLL1.

kCLOCK_EnetPhyRootmuxAudioPll2 ENET PHY Clock from AUDIO PLL2.

4.5.15 enum clock rootmux i2c clk sel

Enumerator

kCLOCK I2cRootmuxOsc24M I2C Clock from OSC 24M.

kCLOCK I2cRootmuxSysPll1Div5 I2C Clock from SYSTEM PLL1 divided by 5.

kCLOCK_I2cRootmuxSysPll2Div20 I2C Clock from SYSTEM PLL2 divided by 20.

kCLOCK I2cRootmuxAudioPll1 I2C Clock from AUDIO PLL1.

kCLOCK I2cRootmuxVideoPll1 I2C Clock from VIDEO PLL1.

kCLOCK I2cRootmuxAudioPll2 I2C Clock from AUDIO PLL2.

kCLOCK_I2cRootmuxSysPll1Div6 I2C Clock from SYSTEM PLL1 divided by 6.

4.5.16 enum clock rootmux uart clk sel

Enumerator

kCLOCK UartRootmuxOsc24M UART Clock from OSC 24M.

kCLOCK_UartRootmuxSysPll1Div10 UART Clock from SYSTEM PLL1 divided by 10.

kCLOCK_UartRootmuxSysPll2Div5 UART Clock from SYSTEM PLL2 divided by 5.

kCLOCK_UartRootmuxSysPll2Div10 UART Clock from SYSTEM PLL2 divided by 10.

kCLOCK UartRootmuxSysPll3 UART Clock from SYSTEM PLL3.

kCLOCK UartRootmuxExtClk2 UART Clock from External Clock 2.

kCLOCK_UartRootmuxExtClk34 UART Clock from External Clock 3, External Clock 4.

kCLOCK_UartRootmuxAudioPll2 UART Clock from Audio PLL2.

4.5.17 enum clock rootmux gpt

Enumerator

kCLOCK_GptRootmuxOsc24M GPT Clock from OSC 24M.

kCLOCK_GptRootmuxSystemPll2Div10 GPT Clock from SYSTEM PLL2 divided by 10.

kCLOCK_GptRootmuxSysPll1Div2 GPT Clock from SYSTEM PLL1 divided by 2.

kCLOCK GptRootmuxSysPll1Div20 GPT Clock from SYSTEM PLL1 divided by 20.

kCLOCK_GptRootmuxVideoPll1 GPT Clock from VIDEO PLL1.

kCLOCK GptRootmuxSystemPll1Div10 GPT Clock from SYSTEM PLL1 divided by 10.

kCLOCK GptRootmuxAudioPll1 GPT Clock from AUDIO PLL1.

kCLOCK_GptRootmuxExtClk123 GPT Clock from External Clock1, External Clock2, External Clock3.

4.5.18 enum clock rootmux wdog clk sel

Enumerator

kCLOCK_WdogRootmuxOsc24M WDOG Clock from OSC 24M.

kCLOCK_WdogRootmuxSysPll1Div6 WDOG Clock from SYSTEM PLL1 divided by 6.

kCLOCK_WdogRootmuxSysPll1Div5 WDOG Clock from SYSTEM PLL1 divided by 5.

kCLOCK WdogRootmuxVpuPll WDOG Clock from VPU DLL.

kCLOCK WdogRootmuxSystemPll2Div8 WDOG Clock from SYSTEM PLL2 divided by 8.

kCLOCK_WdogRootmuxSystemPll3 WDOG Clock from SYSTEM PLL3.

kCLOCK WdogRootmuxSystemPll1Div10 WDOG Clock from SYSTEM PLL1 divided by 10.

kCLOCK_WdogRootmuxSystemPll2Div6 WDOG Clock from SYSTEM PLL2 divided by 6.

4.5.19 enum clock rootmux pwm_clk_sel

Enumerator

kCLOCK PwmRootmuxOsc24M PWM Clock from OSC 24M.

kCLOCK_PwmRootmuxSysPll2Div10 PWM Clock from SYSTEM PLL2 divided by 10.

kCLOCK PwmRootmuxSysPll1Div5 PWM Clock from SYSTEM PLL1 divided by 5.

kCLOCK_PwmRootmuxSysPll1Div20 PWM Clock from SYSTEM PLL1 divided by 20.

kCLOCK PwmRootmuxSystemPll3 PWM Clock from SYSTEM PLL3.

kCLOCK PwmRootmuxExtClk12 PWM Clock from External Clock1, External Clock2.

kCLOCK_PwmRootmuxSystemPll1Div10 PWM Clock from SYSTEM PLL1 divided by 10.

kCLOCK PwmRootmuxVideoPll1 PWM Clock from VIDEO PLL1.

4.5.20 enum _clock_rootmux_sai_clk_sel

Enumerator

kCLOCK SaiRootmuxOsc24M SAI Clock from OSC 24M.

kCLOCK_SaiRootmuxAudioPll1 SAI Clock from AUDIO PLL1.

kCLOCK_SaiRootmuxAudioPll2 SAI Clock from AUDIO PLL2.

kCLOCK SaiRootmuxVideoPll1 SAI Clock from VIDEO PLL1.

kCLOCK_SaiRootmuxSysPll1Div6 SAI Clock from SYSTEM PLL1 divided by 6.

kCLOCK_SaiRootmuxOsc26m SAI Clock from OSC HDMI 26M.

kCLOCK_SaiRootmuxExtClk1 SAI Clock from External Clock1, External Clock2, External Clock3.

kCLOCK_SaiRootmuxExtClk2 SAI Clock from External Clock2, External Clock3, External Clock4.

4.5.21 enum clock rootmux pdm clk sel

Enumerator

kCLOCK PdmRootmuxOsc24M GPT Clock from OSC 24M.

kCLOCK_PdmRootmuxSystemPll2 GPT Clock from SYSTEM PLL2 divided by 10.

kCLOCK PdmRootmuxAudioPll1 GPT Clock from SYSTEM PLL1 divided by 2.

kCLOCK_PdmRootmuxSysPll1 GPT Clock from SYSTEM PLL1 divided by 20.

kCLOCK_PdmRootmuxSysPll2 GPT Clock from VIDEO PLL1.

kCLOCK PdmRootmuxSvsPll3 GPT Clock from SYSTEM PLL1 divided by 10.

kCLOCK PdmRootmuxExtClk3 GPT Clock from AUDIO PLL1.

kCLOCK_PdmRootmuxAudioPll2 GPT Clock from External Clock1, External Clock2, External Clock3.

4.5.22 enum _clock_rootmux_noc_clk_sel

Enumerator

kCLOCK_NocRootmuxOsc24M NOC Clock from OSC 24M.

kCLOCK NocRootmuxSysPll1 NOC Clock from SYSTEM PLL1.

kCLOCK NocRootmuxSysPll3 NOC Clock from SYSTEM PLL3.

kCLOCK_NocRootmuxSysPll2 NOC Clock from SYSTEM PLL2.

kCLOCK_NocRootmuxSysPll2Div2 NOC Clock from SYSTEM PLL2 divided by 2.

kCLOCK NocRootmuxAudioPll1 NOC Clock from AUDIO PLL1.

kCLOCK_NocRootmuxVideoPll1 NOC Clock from VIDEO PLL1.

kCLOCK_NocRootmuxAudioPll2 NOC Clock from AUDIO PLL2.

4.5.23 enum clock pll gate

Enumerator

```
kCLOCK ArmPllGate ARM PLL Gate.
kCLOCK GpuPllGate GPU PLL Gate.
kCLOCK_VpuPllGate VPU PLL Gate.
kCLOCK DramPllGate DRAM PLL1 Gate.
kCLOCK_SysPll1Gate SYSTEM PLL1 Gate.
kCLOCK SysPll1Div2Gate SYSTEM PLL1 Div2 Gate.
kCLOCK SysPll1Div3Gate SYSTEM PLL1 Div3 Gate.
kCLOCK_SysPll1Div4Gate SYSTEM PLL1 Div4 Gate.
kCLOCK_SysPll1Div5Gate SYSTEM PLL1 Div5 Gate.
kCLOCK SysPll1Div6Gate SYSTEM PLL1 Div6 Gate.
kCLOCK_SysPll1Div8Gate SYSTEM PLL1 Div8 Gate.
kCLOCK_SysPll1Div10Gate SYSTEM PLL1 Div10 Gate.
kCLOCK_SysPll1Div20Gate SYSTEM PLL1 Div20 Gate.
kCLOCK SysPll2Gate SYSTEM PLL2 Gate.
kCLOCK SysPll2Div2Gate SYSTEM PLL2 Div2 Gate.
kCLOCK_SysPll2Div3Gate SYSTEM PLL2 Div3 Gate.
kCLOCK SysPll2Div4Gate SYSTEM PLL2 Div4 Gate.
kCLOCK SysPll2Div5Gate SYSTEM PLL2 Div5 Gate.
kCLOCK_SysPll2Div6Gate SYSTEM PLL2 Div6 Gate.
kCLOCK_SysPll2Div8Gate SYSTEM PLL2 Div8 Gate.
kCLOCK_SysPll2Div10Gate SYSTEM PLL2 Div10 Gate.
kCLOCK SysPll2Div20Gate SYSTEM PLL2 Div20 Gate.
kCLOCK SysPll3Gate SYSTEM PLL3 Gate.
kCLOCK_AudioPll1Gate AUDIO PLL1 Gate.
kCLOCK AudioPll2Gate AUDIO PLL2 Gate.
kCLOCK VideoPll1Gate VIDEO PLL1 Gate.
kCLOCK_VideoPll2Gate VIDEO PLL2 Gate.
```

4.5.24 enum clock gate value

Enumerator

```
kCLOCK_ClockNotNeeded Clock always disabled.
kCLOCK ClockNeededRun Clock enabled when CPU is running.
kCLOCK_ClockNeededRunWait Clock enabled when CPU is running or in WAIT mode.
kCLOCK_ClockNeededAll Clock always enabled.
```

4.5.25 enum clock pll bypass ctrl

These constants define the PLL control names for PLL bypass.

- 0:15: REG offset to CCM ANALOG BASE in bytes.
- 16:20: bypass bit shift.

Enumerator

```
kCLOCK_AudioPll1BypassCtrl CCM Audio PLL1 bypass Control.
kCLOCK_AudioPll2BypassCtrl CCM Audio PLL2 bypass Control.
kCLOCK VideoPll1BypassCtrl CCM Video Pll1 bypass Control.
kCLOCK ArmPllPwrBypassCtrl CCM Arm PLL bypass Control.
kCLOCK_SysPll1InternalPll1BypassCtrl CCM System PLL1 bypass Control.
kCLOCK SysPll2InternalPll1BypassCtrl CCM System PLL2 bypass Control.
kCLOCK SysPll3InternalPll1BypassCtrl CCM System PLL3 bypass Control.
```

4.5.26 enum _ccm_analog_pll_clke

These constants define the PLL clock names for PLL clock enable/disable operations.

- 0:15: REG offset to CCM_ANALOG_BASE in bytes.
- 16:20: Clock enable bit shift.

Enumerator

```
kCLOCK_AudioPll1Clke Audio pll1 clke.
kCLOCK_AudioPll2Clke Audio pll2 clke.
kCLOCK VideoPll1Clke Video pll1 clke.
kCLOCK_DramPllClke Dram pll clke.
kCLOCK_ArmPllClke Arm pll clke.
kCLOCK SystemPll1Clke System pll1 clke.
kCLOCK_SystemPll1Div2Clke System pll1 Div2 clke.
kCLOCK_SystemPll1Div3Clke System pll1 Div3 clke.
kCLOCK_SystemPll1Div4Clke System pll1 Div4 clke.
kCLOCK SystemPll1Div5Clke System pll1 Div5 clke.
kCLOCK SystemPll1Div6Clke System pll1 Div6 clke.
kCLOCK_SystemPll1Div8Clke System pll1 Div8 clke.
kCLOCK_SystemPll1Div10Clke System pll1 Div10 clke.
kCLOCK SystemPll1Div20Clke System pll1 Div20 clke.
kCLOCK_SystemPll2Clke System pll2 clke.
kCLOCK_SystemPll2Div2Clke System pll2 Div2 clke.
kCLOCK_SystemPll2Div3Clke System pll2 Div3 clke.
kCLOCK_SystemPll2Div4Clke System pll2 Div4 clke.
```

kCLOCK SystemPll2Div5Clke System pll2 Div5 clke.

kCLOCK_SystemPll2Div6Clke System pll2 Div6 clke.

kCLOCK_SystemPll2Div8Clke System pll2 Div8 clke.

kCLOCK_SystemPll2Div10Clke System pll2 Div10 clke.

kCLOCK_SystemPll2Div20Clke System pll2 Div20 clke.

kCLOCK SystemPll3Clke System pll3 clke.

4.5.27 anonymous enum

Enumerator

kANALOG_PllRefOsc24M reference OSC 24M kANALOG_PllPadClk reference PAD CLK

4.6 **Function Documentation**

4.6.1 static void CLOCK SetRootMux (clock_root_control_t rootClk, uint32 t mux) [inline], [static]

User maybe need to set more than one mux ROOT according to the clock tree description in the reference manual.

Parameters

rootClk	Root clock control (see clock_root_control_t enumeration).	
mux	Root mux value, refer to _ccm_rootmux_xxx enumeration.	

4.6.2 static uint32 t CLOCK GetRootMux (clock root control t rootClk) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

Parameters

rootClk	Root clock control (see clock_root_control_t enumeration).
---------	--

Returns

Root mux value, refer to _ccm_rootmux_xxx enumeration.

4.6.3 static void CLOCK EnableRoot (clock_root_control_t rootClk) [inline], [static]

Parameters

rootClk	Root clock control (see clock_root_control_t enumeration)
---------	---

4.6.4 static void CLOCK_DisableRoot(clock_root_control_t rootClk) [inline], [static]

Parameters

rootClk	Root control (see clock_root_control_t enumeration)
---------	---

4.6.5 static bool CLOCK_IsRootEnabled (clock_root_control_t rootClk) [inline], [static]

Parameters

rootClk	Root control (see clock_root_control_t enumeration)
---------	---

Returns

CCM root enabled or not.

- true: Clock root is enabled.
- false: Clock root is disabled.

4.6.6 void CLOCK_UpdateRoot (clock_root_control_t ccmRootClk, uint32_t mux, uint32_t pre, uint32_t post)

Parameters

ccmRootClk	Root control (see clock_root_control_t enumeration)	
mux	Root mux value, refer to _ccm_rootmux_xxx enumeration	
pre	Pre divider value (0-7, divider=n+1)	

post	Post divider value (0-63, divider=n+1)
------	--

4.6.7 void CLOCK SetRootDivider (clock_root_control_t ccmRootClk, uint32 t pre, uint32 t post)

Parameters

ccmRootClk	Root control (see clock_root_control_t enumeration)	
pre	Pre divider value (1-8)	
post	Post divider value (1-64)	

4.6.8 static uint32_t CLOCK_GetRootPreDivider (clock_root_control_t rootClk) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

Parameters

rootClk Root clock name (see clock_root_control_t enumerati	n).
---	-----

Returns

Root Pre divider value.

4.6.9 static uint32 t CLOCK GetRootPostDivider (clock_root_control_t rootClk) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.



rootClk	Root clock name	(see clock	root control	t enumeration).
---------	-----------------	------------	--------------	-----------------

Returns

Root Post divider value.

4.6.10 static void CLOCK_ControlGate (uintptr_t ccmGate, clock_gate_value_t control) [inline], [static]

Parameters

ccmGate	Gate control (see clock_pll_gate_t and clock_ip_name_t enumeration)
control	Gate control value (see clock_gate_value_t)

4.6.11 void CLOCK EnableClock (clock_ip_name_t ccmGate)

Take care of that one module may need to set more than one clock gate.

Parameters

ccmGate	Gate control for each module (see clock_ip_name_t enumeration).
---------	---

4.6.12 void CLOCK DisableClock (clock_ip_name_t ccmGate)

Take care of that one module may need to set more than one clock gate.

Parameters

ccmGate	Gate control for each module (see clock_ip_name_t enumeration).
---------	---

4.6.13 static void CLOCK_PowerUpPII (CCM_ANALOG_Type * base, clock_pll_ctrl_t pllControl) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)

4.6.14 static void CLOCK PowerDownPII (CCM ANALOG Type * base, clock_pll_ctrl_t pllControl) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)

4.6.15 static void CLOCK SetPIIBypass (CCM ANALOG Type * base, clock pll bypass ctrl t pllControl, bool bypass) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.
pllControl	PLL control name, refer to ccm_analog_pll_control_t enumeration
bypass	Bypass the PLL. • true: Bypass the PLL. • false: Do not bypass the PLL.

4.6.16 static bool CLOCK IsPIIBypassed (CCM ANALOG Type * base, clock_pll_bypass_ctrl_t pllControl) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.
pllControl	PLL control name, refer to ccm_analog_pll_control_t enumeration

Returns

PLL bypass status.

• true: The PLL is bypassed.

• false: The PLL is not bypassed.

4.6.17 static bool CLOCK IsPIILocked (CCM ANALOG Type * base, clock_pll_ctrl_t pllControl) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)

Returns

PLL lock status.

- true: The PLL clock is locked.
- false: The PLL clock is not locked.

4.6.18 static void CLOCK EnableAnalogClock (CCM ANALOG Type * base, clock_pll_clke_t pllClock) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.
pllClock	PLL clock name, refer to ccm_analog_pll_clock_t enumeration

4.6.19 static void CLOCK DisableAnalogClock (CCM ANALOG Type * base, clock_pll_clke_t pllClock) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.
pllClock	PLL clock name, refer to ccm_analog_pll_clock_t enumeration

4.6.20 static void CLOCK OverridePIICIke (CCM ANALOG Type * base, clock_pll_clke_t ovClock, bool override) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.
ovClock	PLL clock name (see clock_pll_clke_t enumeration)
override	Override the PLL. • true: Override the PLL clke, CCM will handle it. • false: Do not override the PLL clke.

static void CLOCK OverridePIIPd (CCM ANALOG Type * base, 4.6.21 clock_pll_ctrl_t pdClock, bool override) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.
pdClock	PLL clock name (see clock_pll_ctrl_t enumeration)
override	Override the PLL. • true: Override the PLL clke, CCM will handle it. • false: Do not override the PLL clke.

4.6.22 void CLOCK_InitArmPII (const ccm_analog_integer_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_integer_pll_config_t
	enumera	tion)	١.			

Note

This function can't detect whether the Arm PLL has been enabled and used by some IPs.

4.6.23 void CLOCK_InitSysPII1 (const ccm_analog_integer_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_integer_pll_config_t
	enumera	tion)).			

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

4.6.24 void CLOCK InitSysPII2 (const ccm_analog_integer_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_integer_pll_config_t
	enumera	tion)	١.			

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

4.6.25 void CLOCK InitSysPII3 (const ccm_analog_integer_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_integer_pll_config_t
	enumera	tion)	١.			

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

4.6.26 void CLOCK InitAudioPII1 (const ccm_analog_frac_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_frac_pll_config_t
	enumera	tion).				

Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

4.6.27 void CLOCK InitAudioPII2 (const ccm_analog_frac_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_frac_pll_config_t
	enumera	tion).				

Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

4.6.28 void CLOCK InitVideoPII1 (const ccm_analog_frac_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_frac_pll_config_t
	enumera	tion).				

4.6.29 void CLOCK InitIntegerPII (CCM ANALOG Type * base, const ccm_analog_integer_pll_config_t * config, clock_pll_ctrl_t type)

Parameters

base	CCM ANALOG base address

config	Pointer enumera			configuration	structure(see	ccm_analog_integer_pll_config_t
type	integer p	ll ty	pe			

4.6.30 uint32 t CLOCK GetIntegerPIIFreq (CCM ANALOG Type * base, clock_pll_ctrl_t type, uint32 t refClkFreq, bool pll1Bypass)

Parameters

base	CCM ANALOG base address.
type	integer pll type
refClkFreq	pll reference clock frequency
pll1Bypass	pll1 bypass flag

Returns

Clock frequency

4.6.31 void CLOCK_InitFracPII (CCM_ANALOG_Type * base, const ccm_analog_frac_pll_config_t * config, clock_pll_ctrl_t type)

Parameters

base	CCM ANALOG base address.
config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumeration).
type	fractional pll type.

4.6.32 uint32 t CLOCK GetFracPllFreq (CCM ANALOG Type * base, clock_pll_ctrl_t type, uint32_t refClkFreq)

Parameters

base	CCM_ANALOG base pointer.
type	Fractional pll type.
refClkFreq	Pll reference clock frequency

Returns

Clock frequency

4.6.33 uint32_t CLOCK_GetPIIFreq (clock_pll_ctrl_t pll)

Parameters

pll	Fractional pll type.
-----	----------------------

Returns

Clock frequency

4.6.34 uint32_t CLOCK_GetPIIRefClkFreq (clock_pll_ctrl_t ctrl)

Parameters

ctrl	Fractional pll type.
------	----------------------

Returns

Clock frequency

uint32_t CLOCK_GetFreq (clock_name_t clockName) 4.6.35

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in clock_name_t.

Parameters

clockName	Clock names defined in clock_name_t
-----------	-------------------------------------

Returns

Clock frequency value in hertz

4.6.36 uint32_t CLOCK_GetClockRootFreq (clock_root_t clockRoot)

Parameters

clockRoot	The clock root used to get the frequency, please refer to clock_root_t.
-----------	---

Returns

The frequency of selected clock root.

4.6.37 uint32_t CLOCK_GetCoreM7Freq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.38 uint32_t CLOCK_GetAxiFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.39 uint32_t CLOCK_GetAhbFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.40 uint32_t CLOCK_GetEnetAxiFreq (void)

return Clock frequency; If the clock is invalid, returns 0.

Chapter 5

IOMUXC: IOMUX Controller

5.1 **Overview**

IOMUXC driver provides APIs for pin configuration. It also supports the miscellaneous functions integrated in IOMUXC.

Files

• file fsl iomuxc.h

Driver version

• #define FSL_IOMUXC_DRIVER_VERSION (MAKE_VERSION(2, 0, 1)) IOMUXC driver version 2.0.1.

Pin function ID

The pin function ID is a tuple of <muxRegister muxMode inputRegister inputDaisy configRegister>

- #define IOMUXC BOOT MODEO SRC BOOT MODEO 0x000000000, 0x0, 0x000000000, 0x0, 0x30330254
- #define IOMUXC BOOT MODE1 SRC BOOT MODE1 0x000000000, 0x0, 0x000000000, 0x0, 0x30330258
- #define IOMUXC BOOT MODE2 SRC BOOT MODE2 0x30330020, 0x0, 0x000000000, 0x0, 0x3033025C
- #define IOMUXC_BOOT_MODE2_I2C1_SCL 0x30330020, 0x1, 0x3033055C, 0x3, 0x3033025-
- #define IOMUXC BOOT MODE3 SRC BOOT MODE3 0x30330024, 0x0, 0x00000000, 0x0, 0x30330260
- #define **IOMUXC_BOOT_MODE3_I2C1_SDA** 0x30330024, 0x1, 0x3033056C, 0x3, 0x30330260
- #define IOMUXC_JTAG_TDI_JTAG_TDI 0x00000000, 0x0, 0x00000000, 0x0, 0x30330268
- #define IOMUXC_JTAG_TMS_JTAG_TMS 0x00000000, 0x0, 0x00000000, 0x0, 0x3033026C

- #define IOMUXC_PMIC_STBY_REQ_CCM_PMIC_STBY_REQ_0x30330014, 0x0, 0x00000000, 0x0, 0x3033027C
- #define IOMUXC PMIC ON REO SNVS PMIC ON REO 0x30330018, 0x0, 0x000000000, 0x0, 0x30330280
- #define IOMUXC_ONOFF_SNVS_ONOFF 0x3033001C, 0x0, 0x000000000, 0x0, 0x30330284
- #define IOMUXC RTC RESET B SNVS RTC RESET B 0x00000000, 0x0, 0x000000000, 0x0, 0x3033028C
- #define IOMUXC GPIO1 IO00 GPIO1 IO00 0x30330028, 0x0, 0x000000000, 0x0, 0x30330290

- #define IOMUXC GPIO1 IO00 CCM ENET PHY REF CLK ROOT 0x30330028, 0x1, 0x000000000, 0x0, 0x30330290
- #define IOMUXC_GPIO1_IO00_CCM_REF_CLK_32K 0x30330028, 0x5, 0x00000000, 0x0, 0x30330290
- #define IOMUXC GPIO1 IO00 CCM EXT CLK1 0x30330028, 0x6, 0x000000000, 0x0, 0x30330290
- #define IOMUXC GPIO1 IO01 GPIO1 IO01 0x3033002C, 0x0, 0x000000000, 0x0, 0x30330294
- #define IOMUXC GPIO1 IO01 PWM1 OUT 0x3033002C, 0x1, 0x000000000, 0x0, 0x30330294
- #define IOMUXC GPIO1 IO01 CCM REF CLK 24M 0x3033002C, 0x5, 0x000000000, 0x0, 0x30330294
- #define IOMUXC GPIO1 IO01 CCM EXT CLK2 0x3033002C, 0x6, 0x000000000, 0x0,
- #define IOMUXC GPIO1 IO02 GPIO1 IO02 0x30330030, 0x0, 0x000000000, 0x0, 0x30330298
- #define IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x30330030, 0x1, 0x000000000, 0x0,
- #define IOMUXC GPIO1 IO02 WDOG1 WDOG ANY 0x30330030, 0x5, 0x000000000, 0x0,
- #define IOMUXC GPIO1 IO02 S.JC DE B 0x30330030, 0x7, 0x000000000, 0x0, 0x30330298
- #define IOMUXC GPIO1 IO03 GPIO1 IO03 0x30330034, 0x0, 0x000000000, 0x0, 0x3033029-
- #define IOMUXC GPIO1 IO03 USDHC1 VSELECT 0x30330034, 0x1, 0x00000000, 0x0, 0x3033029C
- #define IOMUXC GPIO1 IO03 SDMA1 EXT EVENTO 0x30330034, 0x5, 0x000000000, 0x0, 0x3033029C
- #define IOMUXC GPIO1 IO04 GPIO1 IO04 0x30330038, 0x0, 0x00000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO04 USDHC2 VSELECT 0x30330038, 0x1, 0x00000000, 0x0, 0x303302A0
- #define IOMUXC_GPIO1_IO04_SDMA1_EXT_EVENT1 0x30330038, 0x5, 0x000000000, 0x0, 0x303302A0
- #define IOMUXC GPIO1 IO05 GPIO1 IO05 0x3033003C, 0x0, 0x000000000, 0x0, 0x303302-
- #define IOMUXC_GPIO1_IO05_M7_NMI 0x3033003C, 0x1, 0x00000000, 0x0, 0x303302A4
- #define IOMUXC GPIO1 IO05 CCM PMIC READY 0x3033003C, 0x5, 0x303304BC, 0x0, 0x303302A4
- #define IOMUXC GPIO1 IO06 GPIO1 IO06 0x30330040, 0x0, 0x000000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO06 ENET1 MDC 0x30330040, 0x1, 0x000000000, 0x0, 0x303302-
- #define IOMUXC_GPIO1_IO06_USDHC1_CD_B 0x30330040, 0x5, 0x000000000, 0x0, 0x303302A8
- #define IOMUXC GPIO1 IO06 CCM EXT CLK3 0x30330040, 0x6, 0x000000000, 0x0, 0x303302A8
- #define IOMUXC_GPIO1_IO07_GPIO1_IO07 0x30330044, 0x0, 0x00000000, 0x0, 0x303302-AC
- #define IOMUXC GPIO1 IO07 ENET1 MDIO 0x30330044, 0x1, 0x303304C0, 0x303302AC
- #define IOMUXC GPIO1 IO07 USDHC1 WP 0x30330044, 0x5, 0x00000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO07 CCM EXT CLK4 0x30330044, 0x6, 0x000000000, 0x0,

- 0x303302AC
- #define IOMUXC_GPIO1_IO08_GPIO1_IO08 0x30330048, 0x0, 0x000000000, 0x0, 0x303302-B0
- #define IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN 0x30330048, 0x1, 0x00000000, 0x0, 0x303302B0
- #define IOMUXC_GPIO1_IO08_PWM1_OUT 0x30330048, 0x2, 0x00000000, 0x0, 0x303302-B0
- #define IOMUXC_GPIO1_IO08_USDHC2_RESET_B 0x30330048, 0x5, 0x00000000, 0x0, 0x303302B0
- #define IOMUXC_GPIO1_IO09_GPIO1_IO09 0x3033004C, 0x0, 0x000000000, 0x0, 0x303302-B4
- #define IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT 0x3033004C, 0x1, 0x000000000, 0x0, 0x303302B4
- #define IOMUXC_GPIO1_IO09_PWM2_OUT 0x3033004C, 0x2, 0x000000000, 0x0, 0x303302-B4
- #define IOMUXC_GPIO1_IO09_USDHC3_RESET_B 0x3033004C, 0x4, 0x00000000, 0x0, 0x303302B4
- #define IOMUXC_GPIO1_IO09_SDMA2_EXT_EVENT0 0x3033004C, 0x5, 0x000000000, 0x0, 0x303302B4
- #define IOMUXC_GPIO1_IO10_GPIO1_IO10 0x30330050, 0x0, 0x000000000, 0x0, 0x303302-B8
- #define IOMUXC_GPIO1_IO10_USB1_OTG_ID 0x30330050, 0x1, 0x000000000, 0x0, 0x3033302B8
- #define IOMUXC_GPIO1_IO10_PWM3_OUT 0x30330050, 0x2, 0x000000000, 0x0, 0x303302-B8
- #define IOMUXC_GPIO1_IO11_GPIO1_IO11 0x30330054, 0x0, 0x000000000, 0x0, 0x303302-BC
- #define IOMUXC_GPIO1_IO11_PWM2_OUT 0x30330054, 0x1, 0x00000000, 0x0, 0x303302-BC
- #define IOMUXC_GPIO1_IO11_USDHC3_VSELECT 0x30330054, 0x4, 0x00000000, 0x0, 0x303302BC
- #define IOMUXC_GPIO1_IO11_CCM_PMIC_READY 0x30330054, 0x5, 0x303304BC, 0x1, 0x303302BC
- #define IOMUXC_GPIO1_IO12_GPIO1_IO12 0x30330058, 0x0, 0x000000000, 0x0, 0x303302-
- #define IOMUXC_GPIO1_IO12_USB1_OTG_PWR 0x30330058, 0x1, 0x00000000, 0x0, 0x303302C0
- #define IOMUXC_GPIO1_IO12_SDMA2_EXT_EVENT1 0x30330058, 0x5, 0x000000000, 0x0, 0x303302C0
- #define IOMUXC_GPIO1_IO13_GPIO1_IO13 0x3033005C, 0x0, 0x000000000, 0x0, 0x303302-
- #define IOMUXC_GPIO1_IO13_USB1_OTG_OC 0x3033005C, 0x1, 0x000000000, 0x0, 0x303302C4
- #define IOMUXC_GPIO1_IO13_PWM2_OUT 0x3033005C, 0x5, 0x000000000, 0x0, 0x303302-
- #define IOMUXC_GPIO1_IO14_GPIO1_IO14 0x30330060, 0x0, 0x000000000, 0x0, 0x303302-C8
- #define IOMUXC_GPIO1_IO14_USDHC3_CD_B 0x30330060, 0x4, 0x30330598, 0x2, 0x303302C8
- #define IOMUXC GPIO1 IO14 PWM3 OUT 0x30330060, 0x5, 0x00000000, 0x0, 0x303302-

C8

- #define IOMUXC_GPIO1_IO14_CCM_CLKO1 0x30330060, 0x6, 0x000000000, 0x0, 0x303302-C8
- #define IOMUXC_GPIO1_IO15_GPIO1_IO15 0x30330064, 0x0, 0x000000000, 0x0, 0x303302-CC
- #define IOMUXC_GPIO1_IO15_USDHC3_WP 0x30330064, 0x4, 0x303305B8, 0x2, 0x303302-CC
- #define IOMUXC_GPIO1_IO15_PWM4_OUT 0x30330064, 0x5, 0x000000000, 0x0, 0x303302-CC
- #define IOMUXC_GPIO1_IO15_CCM_CLKO2 0x30330064, 0x6, 0x000000000, 0x0, 0x303302-
- #define IOMUXC_ENET_MDC_ENET1_MDC 0x30330068, 0x0, 0x000000000, 0x0, 0x303302-D0
- #define IOMUXC_ENET_MDC_SAI6_TX_DATA0 0x30330068, 0x2, 0x000000000, 0x0, 0x303302D0
- #define IOMUXC_ENET_MDC_PDM_BIT_STREAM3 0x30330068, 0x3, 0x30330540, 0x1, 0x303302D0
- #define IOMUXC_ENET_MDC_SPDIF1_OUT 0x30330068, 0x4, 0x000000000, 0x0, 0x303302-D0
- #define IOMUXC_ENET_MDC_GPIO1_IO16 0x30330068, 0x5, 0x000000000, 0x0, 0x303302-D0
- #define IOMUXC_ENET_MDC_USDHC3_STROBE 0x30330068, 0x6, 0x3033059C, 0x1, 0x303302D0
- #define IOMUXC_ENET_MDIO_ENET1_MDIO 0x3033006C, 0x0, 0x303304C0, 0x1, 0x303302D4
- #define IOMUXC_ENET_MDIO_SAI6_TX_SYNC 0x3033006C, 0x2, 0x00000000, 0x0, 0x303302D4
- #define IOMUXC_ENET_MDIO_PDM_BIT_STREAM2 0x3033006C, 0x3, 0x3033053C, 0x1, 0x303302D4
- #define IOMUXC_ENET_MDIO_SPDIF1_IN 0x3033006C, 0x4, 0x303305CC, 0x1, 0x303302-D4
- #define IOMUXC_ENET_MDIO_GPIO1_IO17 0x3033006C, 0x5, 0x000000000, 0x0, 0x303302-D4
- #define IOMUXC_ENET_MDIO_USDHC3_DATA5 0x3033006C, 0x6, 0x30330550, 0x1, 0x3033302D4
- #define IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x30330070, 0x0, 0x000000000, 0x0, 0x3033302D8
- #define IOMUXC_ENET_TD3_SAI6_TX_BCLK 0x30330070, 0x2, 0x000000000, 0x0, 0x303302D8
- #define IOMUXC_ENET_TD3_PDM_BIT_STREAM1 0x30330070, 0x3, 0x30330538, 0x1, 0x3033302D8
- #define IOMUXC_ENET_TD3_SPDIF1_EXT_CLK 0x30330070, 0x4, 0x30330568, 0x1, 0x303302D8
- #define IOMUXC_ENET_TD3_GPIO1_IO18 0x30330070, 0x5, 0x00000000, 0x0, 0x303302D8
- #define IOMUXC_ENET_TD3_USDHC3_DATA6 0x30330070, 0x6, 0x30330584, 0x1, 0x3033302D8
- #define IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x30330074, 0x0, 0x000000000, 0x0, 0x303302DC
- #define IOMUXC_ENET_TD2_ENET1_TX_CLK 0x30330074, 0x1, 0x303305A4, 0x0, 0x303302DC

- #define IOMUXC_ENET_TD2_SAI6_RX_DATA0 0x30330074, 0x2, 0x000000000, 0x0, 0x303302DC
- #define IOMUXC_ENET_TD2_PDM_BIT_STREAM3 0x30330074, 0x3, 0x30330540, 0x2, 0x3033302DC
- #define IOMUXC_ENET_TD2_GPIO1_IO19 0x30330074, 0x5, 0x00000000, 0x0, 0x303302DC
- #define IOMUXC_ENET_TD2_USDHC3_DATA7 0x30330074, 0x6, 0x3033054C, 0x1, 0x303302DC
- #define IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x30330078, 0x0, 0x00000000, 0x0, 0x303302E0
- #define IOMUXC_ENET_TD1_SAI6_RX_SYNC 0x30330078, 0x2, 0x00000000, 0x0, 0x303302E0
- #define IOMUXC_ENET_TD1_PDM_BIT_STREAM2 0x30330078, 0x3, 0x3033053C, 0x2, 0x3033302E0
- #define IOMUXC_ENET_TD1_GPIO1_IO20 0x30330078, 0x5, 0x00000000, 0x0, 0x303302E0
- #define IOMUXC_ENET_TD1_USDHC3_CD_B 0x30330078, 0x6, 0x30330598, 0x3, 0x303302E0
- #define IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x3033007C, 0x0, 0x000000000, 0x0, 0x303302E4
- #define IOMUXC_ENET_TD0_SAI6_RX_BCLK 0x3033007C, 0x2, 0x00000000, 0x0, 0x3033302E4
- #define IOMUXC_ENET_TD0_PDM_BIT_STREAM1 0x3033007C, 0x3, 0x30330538, 0x2, 0x3033302E4
- #define IOMUXC_ENET_TD0_GPIO1_IO21 0x3033007C, 0x5, 0x000000000, 0x0, 0x303302E4
- #define IOMUXC_ENET_TD0_USDHC3_WP 0x3033007C, 0x6, 0x303305B8, 0x3, 0x303302-F4
- #define IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x30330080, 0x0, 0x000000000, 0x0, 0x303302E8
- #define IOMUXC_ENET_TX_CTL_SAI6_MCLK 0x30330080, 0x2, 0x00000000, 0x0, 0x303302E8
- #define IOMUXC_ENET_TX_CTL_GPIO1_IO22 0x30330080, 0x5, 0x00000000, 0x0, 0x303302E8
- #define IOMUXC_ENET_TX_CTL_USDHC3_DATA0 0x30330080, 0x6, 0x303305B4, 0x1, 0x303302E8
- #define IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x30330084, 0x0, 0x00000000, 0x0, 0x303302EC
- #define IOMUXC_ENET_TXC_ENET1_TX_ER 0x30330084, 0x1, 0x00000000, 0x0, 0x303302EC
- #define IOMUXC_ENET_TXC_SAI7_TX_DATA0 0x30330084, 0x2, 0x00000000, 0x0, 0x3033302EC
- #define IOMUXC_ENET_TXC_GPIO1_IO23 0x30330084, 0x5, 0x000000000, 0x0, 0x303302E-C
- #define IOMUXC_ENET_TXC_USDHC3_DATA1 0x30330084, 0x6, 0x303305B0, 0x1, 0x303302EC
- #define IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x30330088, 0x0, 0x30330574, 0x0, 0x303302F0
- #define IOMUXC_ENET_RX_CTL_SAI7_TX_SYNC 0x30330088, 0x2, 0x00000000, 0x0, 0x303302F0
- #define IOMUXC_ENET_RX_CTL_PDM_BIT_STREAM3 0x30330088, 0x3, 0x30330540, 0x3, 0x303302F0
- #define IOMUXC ENET RX CTL GPIO1 IO24 0x30330088, 0x5, 0x000000000, 0x0,

- 0x303302F0
- #define IOMUXC_ENET_RX_CTL_USDHC3_DATA2 0x30330088, 0x6, 0x303305E4, 0x1, 0x303302F0
- #define IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x3033008C, 0x0, 0x000000000, 0x0, 0x303302F4
- #define IOMUXC_ENET_RXC_ENET1_RX_ER 0x3033008C, 0x1, 0x303305C8, 0x0, 0x303302F4
- #define IOMUXC_ENET_RXC_SAI7_TX_BCLK 0x3033008C, 0x2, 0x00000000, 0x0, 0x303302F4
- #define **IOMUXC_ENET_RXC_PDM_BIT_STREAM2** 0x3033008C, 0x3, 0x3033053C, 0x3, 0x303302F4
- #define IOMUXC_ENET_RXC_GPIO1_IO25 0x3033008C, 0x5, 0x000000000, 0x0, 0x303302-F4
- #define IOMUXC_ENET_RXC_USDHC3_DATA3 0x3033008C, 0x6, 0x303305E0, 0x1, 0x3033302F4
- #define IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x30330090, 0x0, 0x3033057C, 0x0, 0x303302F8
- #define IOMUXC_ENET_RD0_SAI7_RX_DATA0 0x30330090, 0x2, 0x000000000, 0x0, 0x3033302F8
- #define IOMUXC_ENET_RD0_PDM_BIT_STREAM1 0x30330090, 0x3, 0x30330538, 0x3, 0x3033302F8
- #define IOMUXC_ENET_RD0_GPIO1_IO26 0x30330090, 0x5, 0x00000000, 0x0, 0x303302F8
- #define IOMUXC_ENET_RD0_USDHC3_DATA4 0x30330090, 0x6, 0x30330558, 0x1, 0x303302F8
- #define IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x30330094, 0x0, 0x30330554, 0x0, 0x303302FC
- #define IOMUXC_ENET_RD1_SAI7_RX_SYNC 0x30330094, 0x2, 0x00000000, 0x0, 0x3033302FC
- #define IOMUXC_ENET_RD1_PDM_BIT_STREAM0 0x30330094, 0x3, 0x30330534, 0x1, 0x303302FC
- #define IOMUXC ENET RD1 GPIO1 IO27 0x30330094, 0x5, 0x00000000, 0x0, 0x303302FC
- #define IOMUXC_ENET_RD1_USDHC3_RESET_B 0x30330094, 0x6, 0x000000000, 0x0, 0x303302FC
- #define IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x30330098, 0x0, 0x000000000, 0x0, 0x30330300
- #define IOMUXC_ENET_RD2_SAI7_RX_BCLK 0x30330098, 0x2, 0x00000000, 0x0, 0x30330300
- #define IOMUXC ENET RD2 PDM CLK 0x30330098, 0x3, 0x00000000, 0x0, 0x30330300
- #define IOMUXC_ENET_RD2_GPIO1_IO28 0x30330098, 0x5, 0x00000000, 0x0, 0x30330300
- #define IOMUXC_ENET_RD2_USDHC3_CLK 0x30330098, 0x6, 0x303305A0, 0x1, 0x30330300
- #define IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x3033009C, 0x0, 0x000000000, 0x0, 0x30330304
- #define IOMUXC ENET RD3 SAI7 MCLK 0x3033009C, 0x2, 0x00000000, 0x0, 0x30330304
- #define IOMUXC_ENET_RD3_SPDIF1_IN 0x3033009C, 0x3, 0x303305CC, 0x5, 0x30330304
- #define IOMUXC_ENET_RD3_GPIO1_IO29 0x3033009C, 0x5, 0x00000000, 0x0, 0x30330304
- #define **IOMUXC_ENET_RD3_USDHC3_CMD** 0x3033009C, 0x6, 0x303305DC, 0x1, 0x30330304
- #define IOMUXC SD1 CLK USDHC1 CLK 0x303300A0, 0x0, 0x000000000, 0x0, 0x30330308
- #define IOMUXC_SD1_CLK_ENET1_MDC 0x303300A0, 0x1, 0x00000000, 0x0, 0x30330308
- #define IOMUXC_SD1_CLK_UART1_TX 0x303300A0, 0x4, 0x000000000, 0x0, 0x30330308
- #define IOMUXC_SD1_CLK_UART1_RX 0x303300A0, 0x4, 0x303304F4, 0x4, 0x30330308

- #define IOMUXC SD1 CLK GPIO2 IO00 0x303300A0, 0x5, 0x00000000, 0x0, 0x30330308
- #define IOMUXC_SD1_CMD_USDHC1_CMD 0x303300A4, 0x0, 0x000000000, 0x0, 0x3033030-C
- #define IOMUXC_SD1_CMD_ENET1_MDIO 0x303300A4, 0x1, 0x303304C0, 0x3, 0x3033030-
- #define **IOMUXC SD1 CMD UART1 RX** 0x303300A4, 0x4, 0x303304F4, 0x5, 0x3033030C
- #define IOMUXC_SD1_CMD_UART1_TX 0x303300A4, 0x4, 0x000000000, 0x0, 0x3033030C
- #define IOMUXC_SD1_CMD_GPIO2_IO01 0x303300A4, 0x5, 0x00000000, 0x0, 0x3033030C
- #define IOMUXC_SDI_DATA0_USDHC1_DATA0 0x303300A8, 0x0, 0x000000000, 0x0, 0x30330310
- #define IOMUXC_SD1_DATA0_ENET1_RGMII_TD1 0x303300A8, 0x1, 0x000000000, 0x0, 0x30330310
- #define IOMUXC_SD1_DATA0_UART1_RTS_B 0x303300A8, 0x4, 0x303304F0, 0x4, 0x30330310
- #define IOMUXC_SD1_DATA0_UART1_CTS_B 0x303300A8, 0x4, 0x00000000, 0x0, 0x30330310
- #define IOMUXC_SD1_DATA0_GPIO2_IO02 0x303300A8, 0x5, 0x000000000, 0x0, 0x30330310
- #define IOMUXC_SD1_DATA1_USDHC1_DATA1 0x303300AC, 0x0, 0x000000000, 0x0, 0x30330314
- #define IOMUXC_SD1_DATA1_ENET1_RGMII_TD0 0x303300AC, 0x1, 0x00000000, 0x0, 0x30330314
- #define IOMUXC_SD1_DATA1_UART1_CTS_B 0x303300AC, 0x4, 0x00000000, 0x0 0x30330314
- #define IOMUXC_SD1_DATA1_UART1_RTS_B 0x303300AC, 0x4, 0x303304F0, 0x5, 0x30330314
- #define IOMUXC_SD1_DATA1_GPIO2_IO03 0x303300AC, 0x5, 0x00000000, 0x0, 0x30330314
- #define IOMUXC_SD1_DATA2_USDHC1_DATA2 0x303300B0, 0x0, 0x000000000, 0x0, 0x30330318
- #define IOMUXC_SD1_DATA2_ENET1_RGMII_RD0 0x303300B0, 0x1, 0x3033057C, 0x1, 0x30330318
- #define IOMUXC SD1 DATA2 UART2 TX 0x303300B0, 0x4, 0x00000000, 0x0, 0x30330318
- #define IOMUXC_SD1_DATA2_GPIO2_IO04 0x303300B0, 0x5, 0x000000000, 0x0, 0x30330318
- #define IOMUXC_SD1_DATA3_USDHC1_DATA3 0x303300B4, 0x0, 0x000000000, 0x0, 0x3033031C
- #define IOMUXC_SD1_DATA3_ENET1_RGMII_RD1 0x303300B4, 0x1, 0x30330554, 0x1, 0x3033031C
- #define IOMUXC_SD1_DATA3_UART2_RX 0x303300B4, 0x4, 0x303304FC, 0x5, 0x3033031-C
- #define IOMUXC_SD1_DATA3_UART2_TX 0x303300B4, 0x4, 0x000000000, 0x0, 0x3033031C
- #define IOMUXC_SD1_DATA3_GPIO2_IO05 0x303300B4, 0x5, 0x000000000, 0x0, 0x3033031-
- #define IOMUXC_SD1_DATA4_USDHC1_DATA4 0x303300B8, 0x0, 0x000000000, 0x0, 0x30330320
- #define IOMUXC_SD1_DATA4_ENET1_RGMII_TX_CTL 0x303300B8, 0x1, 0x00000000, 0x0, 0x30330320
- #define **IOMUXC_SD1_DATA4_I2C1_SCL** 0x303300B8, 0x3, 0x3033055C, 0x1, 0x30330320
- #define IOMUXC_SD1_DATA4_UART2_RTS_B 0x303300B8, 0x4, 0x303304F8, 0x4, 0x30330320
- #define IOMUXC_SD1_DATA4_UART2_CTS_B 0x303300B8, 0x4, 0x00000000, 0x0, 0x30330320

- #define IOMUXC SD1 DATA4 GPIO2 IO06 0x303300B8, 0x5, 0x00000000, 0x0, 0x30330320
- #define IOMUXC SD1 DATA5 USDHC1 DATA5 0x303300BC. 0x0. 0x000000000. 0x0. 0x30330324
- #define IOMUXC SD1 DATA5 ENET1 TX ER 0x303300BC, 0x1, 0x00000000, 0x0, 0x30330324
- #define IOMUXC SD1 DATA5 I2C1 SDA 0x303300BC, 0x3, 0x3033056C, 0x1, 0x30330324
- #define IOMUXC_SD1_DATA5_UART2_CTS_B 0x303300BC, 0x4, 0x000000000, 0x30330324
- #define IOMUXC SD1 DATA5 UART2 RTS B 0x303300BC, 0x4, 0x303304F8, 0x5.0x30330324
- #define IOMUXC_SD1_DATA5_GPIO2_IO07 0x303300BC, 0x5, 0x000000000, 0x0, 0x30330324
- #define IOMUXC SD1 DATA6 USDHC1 DATA6 0x303300C0, 0x0, 0x000000000, 0x0, 0x30330328
- #define IOMUXC SD1 DATA6 ENET1 RGMII RX CTL 0x303300C0, 0x1, 0x30330574, 0x1.0x30330328
- #define IOMUXC_SD1_DATA6_I2C2_SCL 0x303300C0, 0x3, 0x303305D0, 0x1, 0x30330328
 #define IOMUXC_SD1_DATA6_UART3_TX 0x303300C0, 0x4, 0x000000000, 0x0, 0x30330328
- #define IOMUXC_SD1_DATA6_UART3_RX 0x303300C0, 0x4, 0x30330504, 0x4, 0x30330328
- #define IOMUXC SD1 DATA6 GPIO2 IO08 0x303300C0, 0x5, 0x00000000, 0x0, 0x30330328
- #define IOMUXC_SD1_DATA7_USDHC1_DATA7 0x303300C4, 0x0, 0x000000000, 0x0, 0x3033032C
- #define IOMUXC SD1 DATA7 ENET1 RX ER 0x303300C4, 0x1, 0x303305C8, 0x1, 0x3033032C
- #define IOMUXC SD1 DATA7 I2C2 SDA 0x303300C4, 0x3, 0x30330560, 0x1, 0x3033032C
- #define IOMUXC SD1 DATA7 UART3 RX 0x303300C4, 0x4, 0x30330504, 0x5, 0x3033032C
- #define IOMUXC_SD1_DATA7_UART3_TX 0x303300C4, 0x4, 0x000000000, 0x0, 0x3033032C
- #define IOMUXC SD1 DATA7 GPIO2 IO09 0x303300C4, 0x5, 0x000000000, 0x0, 0x3033032-
- #define IOMUXC SD1 RESET B USDHC1 RESET B 0x303300C8, 0x0, 0x000000000, 0x0, 0x30330330
- #define IOMUXC SD1 RESET B ENET1 TX CLK 0x303300C8, 0x1, 0x303305A4, 0x1, 0x30330330
- #define **IOMUXC SD1_RESET_B_I2C3_SCL** 0x303300C8, 0x3, 0x30330588, 0x1, 0x30330330
- #define IOMUXC SD1 RESET B UART3 RTS B 0x303300C8, 0x4, 0x30330500, 0x2, 0x30330330
- #define IOMUXC_SD1_RESET_B_UART3_CTS_B 0x303300C8, 0x4, 0x000000000, 0x0, 0x30330330
- #define IOMUXC SD1 RESET B GPIO2 IO10 0x303300C8, 0x5, 0x000000000. 0x0. 0x30330330
- #define IOMUXC_SD1_STROBE_USDHC1_STROBE 0x303300CC, 0x0, 0x000000000, 0x0, 0x30330334
- #define IOMUXC SD1 STROBE I2C3 SDA 0x303300CC, 0x3, 0x303305BC, 0x1, 0x30330334
- #define IOMUXC SD1 STROBE UART3 CTS B 0x303300CC, 0x4, 0x00000000, 0x0, 0x30330334
- #define IOMUXC SD1 STROBE UART3 RTS B 0x303300CC, 0x4, 0x30330500, 0x3, 0x30330334
- #define IOMUXC SD1 STROBE GPIO2 IO11 0x303300CC, 0x5, 0x00000000, 0x0, 0x30330334
- #define IOMUXC SD2 CD B USDHC2 CD B 0x303300D0, 0x0, 0x00000000, 0x0,
- #define IOMUXC_SD2_CD_B_GPIO2_IO12 0x303300D0, 0x5, 0x000000000, 0x0, 0x30330338

- #define IOMUXC SD2 CLK USDHC2 CLK 0x303300D4, 0x0, 0x000000000, 0x0, 0x3033033-
- #define IOMUXC_SD2_CLK_SAI5_RX_SYNC 0x303300D4, 0x1, 0x303304E4, 0x1,0x3033033C
- #define IOMUXC SD2 CLK ECSP12 SCLK 0x303300D4, 0x2, 0x30330580, 0x1, 0x3033033-
- #define IOMUXC_SD2_CLK_UART4_RX 0x303300D4, 0x3, 0x3033050C, 0x4, 0x3033033C
- #define **IOMUXC SD2 CLK UART4 TX** 0x303300D4, 0x3, 0x00000000, 0x0, 0x3033033C
- #define IOMUXC_SD2_CLK_SAI5_MCLK 0x303300D4, 0x4, 0x30330594, 0x1, 0x3033033C
 #define IOMUXC_SD2_CLK_GPIO2_IO13 0x303300D4, 0x5, 0x000000000, 0x0, 0x3033033C
- #define IOMUXC_SD2_CMD_USDHC2_CMD 0x303300D8, 0x0, 0x000000000, 0x0, 0x30330340
- #define IOMUXC SD2 CMD SAI5 RX BCLK 0x303300D8. 0x1. 0x303304D0. 0x30330340
- #define IOMUXC_SD2_CMD_ECSPI2_MOSI 0x303300D8, 0x2, 0x30330590, 0x1, 0x30330340
- #define IOMUXC SD2 CMD UART4 TX 0x303300D8, 0x3, 0x000000000, 0x0, 0x30330340
- #define IOMUXC SD2 CMD UART4 RX 0x303300D8, 0x3, 0x3033050C, 0x5, 0x30330340
- #define IOMUXC_SD2_CMD_PDM_CLK 0x303300D8, 0x4, 0x000000000, 0x0, 0x30330340
 #define IOMUXC_SD2_CMD_GPIO2_IO14 0x303300D8, 0x5, 0x000000000, 0x0, 0x30330340
- #define IOMUXC SD2 DATA0 USDHC2 DATA0 0x303300DC, 0x0, 0x000000000, 0x0, 0x30330344
- #define IOMUXC SD2 DATA0 SAI5 RX DATA0 0x303300DC, 0x1, 0x303304D4, 0x1, 0x30330344
- #define **IOMUXC_SD2_DATA0_I2C4_SDA** 0x303300DC, 0x2, 0x3033058C, 0x1, 0x30330344
- #define IOMUXC_SD2_DATA0_UART2_RX 0x303300DC, 0x3, 0x303304FC, 0x6, 0x30330344
- #define IOMUXC_SD2_DATA0_UART2_TX 0x303300DC, 0x3, 0x00000000, 0x0, 0x30330344
- #define IOMUXC SD2 DATA0 PDM BIT STREAM0 0x303300DC, 0x4, 0x30330534, 0x2, 0x30330344
- #define IOMUXC SD2 DATA0 GPIO2 IO15 0x303300DC, 0x5, 0x00000000, 0x0, 0x30330344
- #define IOMUXC SD2 DATA1 USDHC2 DATA1 0x303300E0, 0x0, 0x000000000, 0x0, 0x30330348
- #define IOMUXC SD2 DATA1 SAI5 TX SYNC 0x303300E0, 0x1, 0x303304EC, 0x1, 0x30330348
- #define IOMUXC SD2 DATA1 I2C4 SCL 0x303300E0, 0x2, 0x303305D4, 0x1, 0x30330348
- #define IOMUXC_SD2_DATA1_UART2_TX 0x303300E0, 0x3, 0x00000000, 0x0, 0x30330348
- #define IOMUXC SD2 DATA1 UART2 RX 0x303300E0, 0x3, 0x303304FC, 0x7, 0x30330348
- #define IOMUXC_SD2_DATA1_PDM_BIT_STREAM1 0x303300E0, 0x4, 0x30330538, 0x4, 0x30330348
- #define IOMUXC SD2 DATA1 GPIO2 IO16 0x303300E0, 0x5, 0x00000000, 0x0, 0x30330348
- #define IOMUXC SD2 DATA2 USDHC2 DATA2 0x303300E4, 0x0, 0x000000000, 0x0, 0x3033034C
- #define IOMUXC SD2 DATA2 SAI5 TX BCLK 0x303300E4. 0x1. 0x303304E8. 0x1. 0x3033034C
- #define IOMUXC SD2 DATA2 ECSPI2 SS0 0x303300E4, 0x2, 0x30330570, 0x2, 0x3033034-
- #define IOMUXC SD2 DATA2 SPDIF1 OUT 0x303300E4, 0x3, 0x000000000, 0x0, 0x3033034-
- #define IOMUXC_SD2_DATA2_PDM_BIT_STREAM2 0x303300E4, 0x4, 0x3033053C, 0x4, 0x3033034C
- #define IOMUXC SD2 DATA2 GPIO2 IO17 0x303300E4, 0x5, 0x000000000, 0x0, 0x3033034-
- #define IOMUXC_SD2_DATA3_USDHC2_DATA3 0x303300E8, 0x0, 0x000000000, 0x0, 0x30330350

- #define IOMUXC_SD2_DATA3_SAI5_TX_DATA0 0x303300E8, 0x1, 0x00000000, 0x0, 0x30330350
- #define IOMUXC_SD2_DATA3_ECSPI2_MISO 0x303300E8, 0x2, 0x30330578, 0x1, 0x30330350
- #define IOMUXC_SD2_DATA3_SPDIF1_IN 0x303300E8, 0x3, 0x303305CC, 0x2, 0x30330350
- #define IOMUXC_SD2_DATA3_PDM_BIT_STREAM3 0x303300E8, 0x4, 0x30330540, 0x4, 0x30330350
- #define IOMUXC_SD2_DATA3_GPIO2_IO18 0x303300E8, 0x5, 0x000000000, 0x0, 0x30330350
- #define IOMUXC_SD2_DATA3_SRC_EARLY_RESET 0x303300E8, 0x6, 0x00000000, 0x0, 0x30330350
- #define IOMUXC_SD2_RESET_B_USDHC2_RESET_B 0x303300EC, 0x0, 0x000000000, 0x0, 0x30330354
- #define IOMUXC_SD2_RESET_B_GPIO2_IO19 0x303300EC, 0x5, 0x00000000, 0x0, 0x30330354
- #define IOMUXC_SD2_RESET_B_SRC_SYSTEM_RESET 0x303300EC, 0x6, 0x000000000, 0x0, 0x30330354
- #define IOMUXC SD2 WP USDHC2 WP 0x303300F0, 0x0, 0x000000000, 0x0, 0x30330358
- #define IOMUXC_SD2_WP_GPIO2_IO20 0x303300F0, 0x5, 0x00000000, 0x0, 0x30330358
- #define IOMUXC_SD2_WP_CORESIGHT_EVENTI 0x303300F0, 0x6, 0x000000000, 0x0, 0x303333358
- #define IOMUXC_NAND_ALE_NAND_ALE 0x303300F4, 0x0, 0x00000000, 0x0, 0x3033035C
- #define IOMUXC_NAND_ALE_QSPI_A_SCLK 0x303300F4, 0x1, 0x000000000, 0x0, 0x3033335C
- #define IOMUXC_NAND_ALE_PDM_BIT_STREAM0 0x303300F4, 0x3, 0x30330534, 0x3, 0x3033035C
- #define IOMUXC_NAND_ALE_UART3_RX 0x303300F4, 0x4, 0x30330504, 0x6, 0x3033035C
- #define IOMUXC_NAND_ALE_UART3_TX 0x303300F4, 0x4, 0x000000000, 0x0, 0x3033035C
- #define IOMUXC_NAND_ALE_GPIO3_IO00 0x303300F4, 0x5, 0x000000000, 0x0, 0x3033035-
- #define IOMUXC_NAND_ALE_CORESIGHT_TRACE_CLK 0x303300F4, 0x6, 0x000000000, 0x0, 0x3033035C
- #define IOMUXC_NAND_CE0_B_NAND_CE0_B 0x303300F8, 0x0, 0x000000000, 0x0, 0x30330360
- #define IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 0x303300F8, 0x1, 0x00000000, 0x0, 0x30330360
- #define IOMUXC_NAND_CE0_B_PDM_BIT_STREAM1 0x303300F8, 0x3, 0x30330538, 0x5, 0x30330360
- #define IOMUXC NAND CEO B UART3 TX 0x303300F8, 0x4, 0x00000000, 0x0, 0x30330360
- #define IOMUXC NAND CEO B UART3 RX 0x303300F8, 0x4, 0x30330504, 0x7, 0x30330360
- #define IOMUXC_NAND_CE0_B_GPIO3_IO01 0x303300F8, 0x5, 0x000000000, 0x0, 0x30330360
- #define IOMUXC_NAND_CE0_B_CORESIGHT_TRACE_CTL 0x303300F8, 0x6, 0x000000000, 0x0, 0x30330360
- #define IOMUXC_NAND_CE1_B_NAND_CE1_B 0x303300FC, 0x0, 0x000000000, 0x0, 0x30330364
- #define IOMUXC_NAND_CE1_B_QSPI_A_SS1_B 0x303300FC, 0x1, 0x00000000, 0x0, 0x30330364
- #define IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x303300FC, 0x2, 0x3033059C, 0x0, 0x30330364
- #define IOMUXC_NAND_CE1_B_PDM_BIT_STREAM0 0x303300FC, 0x3, 0x30330534, 0x4, 0x30330364

- #define IOMUXC_NAND_CE1_B_I2C4_SCL 0x303300FC, 0x4, 0x303305D4, 0x2, 0x30330364
- #define IOMUXC_NAND_CE1_B_GPIO3_IO02 0x303300FC, 0x5, 0x000000000, 0x0, 0x30330364
- #define IOMUXC_NAND_CE1_B_CORESIGHT_TRACE00 0x303300FC, 0x6, 0x00000000, 0x0, 0x30330364
- #define IOMUXC_NAND_CE2_B_NAND_CE2_B 0x30330100, 0x0, 0x000000000, 0x0, 0x30330368
- #define IOMUXC_NAND_CE2_B_QSPI_B_SS0_B 0x30330100, 0x1, 0x000000000, 0x0, 0x30330368
- #define IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x30330100, 0x2, 0x30330550, 0x0, 0x30330368
- #define IOMUXC_NAND_CE2_B_PDM_BIT_STREAM1 0x30330100, 0x3, 0x30330538, 0x6, 0x30330368
- #define IOMUXC_NAND_CE2_B_I2C4_SDA 0x30330100, 0x4, 0x3033058C, 0x2, 0x30330368
- #define IOMUXC_NAND_CE2_B_GPIO3_IO03 0x30330100, 0x5, 0x000000000, 0x0, 0x30330368
- #define IOMUXC_NAND_CE2_B_CORESIGHT_TRACE01 0x30330100, 0x6, 0x000000000, 0x0, 0x30330368
- #define IOMUXC_NAND_CE3_B_NAND_CE3_B 0x30330104, 0x0, 0x000000000, 0x0 0x3033036C
- #define IOMUXC_NAND_CE3_B_QSPI_B_SS1_B 0x30330104, 0x1, 0x000000000, 0x0, 0x3033036C
- #define IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x30330104, 0x2, 0x30330584, 0x0, 0x3033036C
- #define IOMUXC_NAND_CE3_B_PDM_BIT_STREAM2 0x30330104, 0x3, 0x3033053C, 0x5, 0x3033036C
- #define IOMUXC_NAND_CE3_B_I2C3_SDA 0x30330104, 0x4, 0x303305BC, 0x2, 0x3033036-C
- #define IOMUXC_NAND_CE3_B_GPIO3_IO04 0x30330104, 0x5, 0x00000000, 0x0, 0x3033036C
- #define IOMUXC_NAND_CE3_B_CORESIGHT_TRACE02 0x30330104, 0x6, 0x00000000, 0x0, 0x3033036C
- #define **IOMUXC_NAND_CLE_NAND_CLE** 0x30330108, 0x0, 0x00000000, 0x0, 0x30330370
- #define IOMUXC_NAND_CLE_QSPI_B_SCLK 0x30330108, 0x1, 0x000000000, 0x0 0x30330370
- #define IOMUXC_NAND_CLE_USDHC3_DATA7 0x30330108, 0x2, 0x3033054C, 0x0, 0x30330370
- #define IOMUXC NAND CLE GPIO3 IO05 0x30330108, 0x5, 0x000000000, 0x0, 0x30330370
- #define IOMUXC_NAND_CLE_CORESIGHT_TRACE03 0x30330108, 0x6, 0x000000000, 0x0, 0x30330370
- #define IOMUXC_NAND_DATA00_NAND_DATA00 0x3033010C, 0x0, 0x000000000, 0x0, 0x30330374
- #define IOMUXC_NAND_DATA00_QSPI_A_DATA0 0x3033010C, 0x1, 0x00000000, 0x0, 0x30330374
- #define IOMUXC_NAND_DATA00_PDM_BIT_STREAM2 0x3033010C, 0x3, 0x3033053C, 0x6, 0x30330374
- #define IOMUXC_NAND_DATA00_UART4_RX 0x3033010C, 0x4, 0x3033050C, 0x6, 0x30330374
- #define **IOMUXC_NAND_DATA00_UART4_TX** 0x3033010C, 0x4, 0x00000000, 0x0, 0x30330374

- #define IOMUXC NAND DATA00 GPIO3 IO06 0x3033010C. 0x5. 0x000000000. 0x0.
- #define IOMUXC_NAND_DATA00_CORESIGHT_TRACE04 0x3033010C, 0x6, 0x000000000, 0x0, 0x30330374
- #define IOMUXC NAND DATA01 NAND DATA01 0x30330110, 0x0, 0x000000000, 0x0, 0x30330378
- #define IOMUXC_NAND_DATA01_QSPI_A_DATA1 0x30330110, 0x1, 0x000000000, 0x0, 0x30330378
- #define IOMUXC_NAND_DATA01_PDM_BIT_STREAM3 0x30330110, 0x3, 0x30330540, 0x5, 0x30330378
- #define IOMUXC_NAND_DATA01_UART4_TX 0x30330110, 0x4, 0x000000000, 0x0, 0x30330378
- #define IOMUXC NAND DATA01 UART4 RX 0x30330110, 0x4.0x3033050C. 0x7. 0x30330378
- #define IOMUXC NAND DATA01 GPIO3 IO07 0x30330110, 0x5, 0x000000000, 0x0, 0x30330378
- #define IOMUXC_NAND_DATA01_CORESIGHT_TRACE05 0x30330110, 0x6, 0x000000000, 0x0, 0x30330378
- #define IOMUXC_NAND_DATA02_NAND_DATA02 0x30330114, 0x0, 0x000000000, 0x0, 0x3033037C
- #define IOMUXC NAND DATA02 OSPI A DATA2 0x30330114, 0x1, 0x00000000, 0x0, 0x3033037C
- #define IOMUXC NAND DATA02 USDHC3 CD B 0x30330114, 0x2, 0x30330598, 0x0, 0x3033037C
- #define IOMUXC_NAND_DATA02_I2C4_SDA 0x30330114, 0x4, 0x3033058C, 0x3, 0x3033037-
- #define IOMUXC NAND DATA02 GPIO3 IO08 0x30330114, 0x5, 0x00000000, 0x0, 0x3033037C
- #define IOMUXC_NAND_DATA02_CORESIGHT_TRACE06 0x30330114, 0x6, 0x000000000, 0x0, 0x3033037C
- #define IOMUXC NAND DATA03 NAND DATA03 0x30330118, 0x0, 0x00000000, 0x0, 0x30330380
- #define IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x30330118, 0x1, 0x00000000, 0x0, 0x30330380
- #define IOMUXC NAND DATA03 USDHC3 WP 0x30330118, 0x2, 0x303305B8, 0x0, 0x30330380
- #define IOMUXC_NAND_DATA03_GPIO3_IO09 0x30330118, 0x5, 0x000000000, 0x0, 0x30330380
- #define IOMUXC NAND DATA03 CORESIGHT TRACE07 0x30330118, 0x6, 0x000000000, 0x0, 0x30330380
- #define IOMUXC NAND DATA04 NAND DATA04 0x3033011C, 0x0, 0x00000000, 0x0, 0x30330384
- #define IOMUXC NAND DATA04 OSPI B DATA0 0x3033011C, 0x1, 0x00000000, 0x0, 0x30330384
- #define IOMUXC_NAND_DATA04_USDHC3_DATA0 0x3033011C, 0x2, 0x303305B4, 0x0,
- #define IOMUXC NAND DATA04 GPIO3 IO10 0x3033011C, 0x5, 0x000000000, 0x0, 0x30330384
- #define IOMUXC NAND DATA04 CORESIGHT TRACE08 0x3033011C, 0x6, 0x000000000,

- 0x0, 0x30330384
- #define IOMUXC NAND DATA05 NAND DATA05 0x30330120, 0x0, 0x000000000, 0x0,
- #define IOMUXC_NAND_DATA05_QSPI_B_DATA1 0x30330120, 0x1, 0x000000000, 0x0, 0x30330388
- #define IOMUXC NAND DATA05 USDHC3 DATA1 0x30330120, 0x2, 0x303305B0, 0x0,
- #define IOMUXC NAND DATA05 GPIO3 IO11 0x30330120, 0x5, 0x000000000, 0x0, 0x30330388
- #define IOMUXC NAND DATA05 CORESIGHT TRACE09 0x30330120, 0x6, 0x000000000, 0x0, 0x30330388
- #define IOMUXC_NAND_DATA06_NAND_DATA06 0x30330124, 0x0, 0x00000000, 0x0, 0x3033038C
- #define IOMUXC_NAND_DATA06_QSPI_B_DATA2 0x30330124, 0x1, 0x00000000, 0x0, 0x3033038C
- #define IOMUXC NAND DATA06 USDHC3 DATA2 0x30330124, 0x2, 0x303305E4, 0x0, 0x3033038C
- #define IOMUXC_NAND_DATA06_GPIO3_IO12 0x30330124, 0x5, 0x000000000, 0x0, 0x3033038C
- #define IOMUXC NAND DATA06 CORESIGHT TRACE10 0x30330124, 0x6, 0x000000000, 0x0, 0x3033038C
- #define IOMUXC_NAND_DATA07_NAND_DATA07 0x30330128, 0x0, 0x000000000, 0x0, 0x30330390
- #define IOMUXC NAND DATA07 OSPI B DATA3 0x30330128, 0x1, 0x00000000, 0x0, 0x30330390
- #define IOMUXC NAND DATA07 USDHC3 DATA3 0x30330128, 0x2, 0x303305E0, 0x0, 0x30330390
- #define IOMUXC NAND DATA07 GPIO3 IO13 0x30330128, 0x5, 0x000000000, 0x0,
- #define IOMUXC NAND DATA07 CORESIGHT TRACE11 0x30330128, 0x6, 0x000000000, 0x0, 0x30330390
- #define IOMUXC_NAND_DQS_NAND_DQS 0x3033012C, 0x0, 0x00000000, 0x0, 0x30330394
- #define IOMUXC_NAND_DQS_QSPI_A_DQS 0x3033012C, 0x1, 0x00000000, 0x0, 0x30330394
 #define IOMUXC_NAND_DQS_PDM_CLK 0x3033012C, 0x3, 0x00000000, 0x0, 0x30330394
- #define IOMUXC_NAND_DQS_I2C3_SCL 0x3033012C, 0x4, 0x30330588, 0x2, 0x30330394
- #define IOMUXC_NAND_DQS_GPIO3_IO14 0x3033012C, 0x5, 0x00000000, 0x0, 0x30330394
- #define IOMUXC NAND DOS CORESIGHT TRACE12 0x3033012C, 0x6, 0x00000000, 0x0. 0x30330394
- #define IOMUXC NAND RE B NAND RE B 0x30330130, 0x0, 0x000000000, 0x0, 0x30330398
- #define **IOMUXC NAND RE B OSPI B DOS** 0x30330130, 0x1, 0x00000000, 0x0, 0x30330398
- #define IOMUXC_NAND_RE_B_USDHC3_DATA4 0x30330130, 0x2, 0x30330558, 0x0,
- #define IOMUXC_NAND_RE_B_PDM_BIT_STREAM1 0x30330130, 0x3, 0x30330538, 0x7, 0x30330398
- #define IOMUXC NAND RE B GPIO3 IO15 0x30330130, 0x5, 0x00000000, 0x0, 0x30330398
- #define IOMUXC NAND RE B CORESIGHT TRACE13 0x30330130, 0x6, 0x000000000,
- #define IOMUXC_NAND_READY_B_NAND_READY_B 0x30330134, 0x0, 0x00000000, 0x0, 0x3033039C
- #define IOMUXC NAND READY B USDHC3 RESET B 0x30330134, 0x2, 0x000000000, 0x0, 0x3033039C

- #define IOMUXC_NAND_READY_B_PDM_BIT_STREAM3 0x30330134, 0x3, 0x30330540, 0x6, 0x3033039C
- #define IOMUXC_NAND_READY_B_I2C3_SCL 0x30330134, 0x4, 0x30330588, 0x3, 0x3033039C
- #define IOMUXC_NAND_READY_B_GPIO3_IO16 0x30330134, 0x5, 0x00000000, 0x0, 0x3033039C
- #define IOMUXC_NAND_READY_B_CORESIGHT_TRACE14 0x30330134, 0x6, 0x000000000, 0x0, 0x3033039C
- #define IOMUXC_NAND_WE_B_NAND_WE_B 0x30330138, 0x0, 0x00000000, 0x0, 0x303303A0
- #define IOMUXC_NAND_WE_B_USDHC3_CLK 0x30330138, 0x2, 0x303305A0, 0x0, 0x303303A0
- #define IOMUXC_NAND_WE_B_I2C3_SDA 0x30330138, 0x4, 0x303305BC, 0x3, 0x303303-A0
- #define IOMUXC_NAND_WE_B_GPIO3_IO17 0x30330138, 0x5, 0x000000000, 0x0, 0x303303-A0
- #define IOMUXC_NAND_WE_B_CORESIGHT_TRACE15 0x30330138, 0x6, 0x000000000, 0x0, 0x303303A0
- #define IOMUXC_NAND_WP_B_NAND_WP_B 0x3033013C, 0x0, 0x00000000, 0x0, 0x303303A4
- #define IOMUXC_NAND_WP_B_USDHC3_CMD 0x3033013C, 0x2, 0x303305DC, 0x0, 0x303303A4
- #define IOMUXC_NAND_WP_B_I2C4_SDA 0x3033013C, 0x4, 0x3033058C, 0x4, 0x303303-A4
- #define IOMUXC_NAND_WP_B_GPIO3_IO18 0x3033013C, 0x5, 0x000000000, 0x0, 0x303303-A4
- #define IOMUXC_NAND_WP_B_CORESIGHT_EVENTO 0x3033013C, 0x6, 0x00000000, 0x0, 0x303303A4
- #define IOMUXC_SAI5_RXFS_SAI5_RX_SYNC 0x30330140, 0x0, 0x303304E4, 0x0, 0x303303A8
- #define IOMUXC SAI5 RXFS GPIO3 IO19 0x30330140, 0x5, 0x000000000, 0x0, 0x303303A8
- #define IOMUXC_SAI5_RXC_SAI5_RX_BCLK 0x30330144, 0x0, 0x303304D0, 0x0, 0x303303AC
- #define IOMUXC SAI5 RXC PDM CLK 0x30330144, 0x4, 0x00000000, 0x0, 0x303303AC
- #define IOMUXC SAI5 RXC GPIO3 IO20 0x30330144, 0x5, 0x000000000, 0x0, 0x303303AC
- #define IOMUXC_SAI5_RXD0_SAI5_RX_DATA0 0x30330148, 0x0, 0x303304D4, 0x0, 0x303303B0
- #define IOMUXC_SAI5_RXD0_PDM_BIT_STREAM0 0x30330148, 0x4, 0x30330534, 0x0, 0x303303B0
- #define IOMUXC_SAI5_RXD0_GPIO3_IO21 0x30330148, 0x5, 0x000000000, 0x0, 0x303303B0
- #define IOMUXC_SAI5_RXDI_SAI5_RX_DATA1 0x3033014C, 0x0, 0x303304D8, 0x0, 0x303303B4
- #define IOMUXC_SAI5_RXD1_SAI5_TX_SYNC 0x3033014C, 0x3, 0x303304EC, 0x0, 0x303303B4
- #define IOMUXC_SAI5_RXD1_PDM_BIT_STREAM1 0x3033014C, 0x4, 0x30330538, 0x0, 0x303303B4
- #define IOMUXC_SAI5_RXD1_GPIO3_IO22 0x3033014C, 0x5, 0x00000000, 0x0, 0x303303-
- #define IOMUXC_SAI5_RXD2_SAI5_RX_DATA2 0x30330150, 0x0, 0x303304DC, 0x0, 0x303303B8

- #define IOMUXC_SAI5_RXD2_SAI5_TX_BCLK 0x30330150, 0x3, 0x303304E8, 0x0, 0x303303B8
- #define IOMUXC_SAI5_RXD2_PDM_BIT_STREAM2 0x30330150, 0x4, 0x3033053C, 0x0, 0x303303B8
- #define IOMUXC_SAI5_RXD2_GPIO3_IO23 0x30330150, 0x5, 0x000000000, 0x0, 0x303303B8
- #define IOMUXC_SAI5_RXD3_SAI5_RX_DATA3 0x30330154, 0x0, 0x303304E0, 0x0, 0x303303BC
- #define IOMUXC_SAI5_RXD3_SAI5_TX_DATA0 0x30330154, 0x3, 0x00000000, 0x0, 0x303303BC
- #define IOMUXC_SAI5_RXD3_PDM_BIT_STREAM3 0x30330154, 0x4, 0x30330540, 0x0, 0x303303BC
- #define IOMUXC_SAI5_RXD3_GPIO3_IO24 0x30330154, 0x5, 0x000000000, 0x0, 0x303303B-C
- #define IOMUXC_SAI5_MCLK_SAI5_MCLK 0x30330158, 0x0, 0x30330594, 0x0, 0x303303-C0
- #define IOMUXC_SAI5_MCLK_GPIO3_IO25 0x30330158, 0x5, 0x000000000, 0x0, 0x303303-C0
- #define IOMUXC_SAI2_RXFS_SAI2_RX_SYNC 0x303301B0, 0x0, 0x000000000, 0x0, 0x30330418
- #define IOMUXC_SAI2_RXFS_SAI5_TX_SYNC 0x303301B0, 0x1, 0x303304EC, 0x2, 0x30330418
- #define IOMUXC_SAI2_RXFS_SAI5_TX_DATA1 0x303301B0, 0x2, 0x000000000, 0x0, 0x30330418
- #define IOMUXC_SAI2_RXFS_SAI2_RX_DATA1 0x303301B0, 0x3, 0x303305AC, 0x0, 0x30330418
- #define **IOMUXC_SAI2_RXFS_UART1_TX** 0x303301B0, 0x4, 0x00000000, 0x0, 0x30330418
- #define **IOMUXC_SAI2_RXFS_UART1_RX** 0x303301B0, 0x4, 0x303304F4, 0x2, 0x30330418
- #define IOMUXC_SAI2_RXFS_GPIO4_IO21 0x303301B0, 0x5, 0x000000000, 0x0, 0x30330418
- #define IOMUXC_SAI2_RXFS_PDM_BIT_STREAM2 0x303301B0, 0x6, 0x3033053C, 0x7, 0x30330418
- #define IOMUXC_SAI2_RXC_SAI2_RX_BCLK 0x303301B4, 0x0, 0x000000000, 0x0, 0x3033041C
- #define IOMUXC_SAI2_RXC_SAI5_TX_BCLK 0x303301B4, 0x1, 0x303304E8, 0x2, 0x3033041C
- #define IOMUXC_SAI2_RXC_UART1_RX 0x303301B4, 0x4, 0x303304F4, 0x3, 0x3033041C
- #define IOMUXC_SAI2_RXC_UART1_TX 0x303301B4, 0x4, 0x00000000, 0x0, 0x3033041C
- #define IOMUXC_SAI2_RXC_GPIO4_IO22 0x303301B4, 0x5, 0x00000000, 0x0, 0x3033041C
- #define IOMUXC_SAI2_RXC_PDM_BIT_STREAM1 0x303301B4, 0x6, 0x30330538, 0x8, 0x30333041C
- #define IOMUXC_SAI2_RXD0_SAI2_RX_DATA0 0x303301B8, 0x0, 0x000000000, 0x0, 0x30330420
- #define IOMUXC_SAI2_RXD0_SAI5_TX_DATA0 0x303301B8, 0x1, 0x00000000, 0x0, 0x30330420
- #define IOMUXC_SAI2_RXD0_SAI2_TX_DATA1 0x303301B8, 0x3, 0x00000000, 0x0, 0x30330420
- #define IOMUXC_SAI2_RXD0_UART1_RTS_B 0x303301B8, 0x4, 0x303304F0, 0x2, 0x30330420
- #define IOMUXC_SAI2_RXD0_UART1_CTS_B 0x303301B8, 0x4, 0x00000000, 0x0, 0x30330420
- #define IOMUXC_SAI2_RXD0_GPIO4_IO23 0x303301B8, 0x5, 0x000000000, 0x0, 0x30330420
- #define IOMUXC_SAI2_RXD0_PDM_BIT_STREAM3 0x303301B8, 0x6, 0x30330540, 0x7,

- 0x30330420
- #define IOMUXC_SAI2_TXFS_SAI2_TX_SYNC 0x303301BC, 0x0, 0x000000000, 0x0, 0x30330424
- #define IOMUXC_SAI2_TXFS_SAI5_TX_DATA1 0x303301BC, 0x1, 0x00000000, 0x0, 0x30330424
- #define IOMUXC_SAI2_TXFS_SAI2_TX_DATA1 0x303301BC, 0x3, 0x00000000, 0x0, 0x30330424
- #define IOMUXC_SAI2_TXFS_UART1_CTS_B 0x303301BC, 0x4, 0x00000000, 0x0, 0x30330424
- #define IOMUXC_SAI2_TXFS_UART1_RTS_B 0x303301BC, 0x4, 0x303304F0, 0x3, 0x30330424
- #define IOMUXC_SAI2_TXFS_GPIO4_IO24 0x303301BC, 0x5, 0x000000000, 0x0, 0x30330424
- #define IOMUXC_SAI2_TXFS_PDM_BIT_STREAM2 0x303301BC, 0x6, 0x3033053C, 0x8, 0x30330424
- #define IOMUXC_SAI2_TXC_SAI2_TX_BCLK 0x303301C0, 0x0, 0x000000000, 0x0, 0x30330428
- #define IOMUXC_SAI2_TXC_SAI5_TX_DATA2 0x303301C0, 0x1, 0x00000000, 0x0, 0x30330428
- #define **IOMUXC_SAI2_TXC_GPIO4_IO25** 0x303301C0, 0x5, 0x00000000, 0x0, 0x30330428
- #define IOMUXC_SAI2_TXC_PDM_BIT_STREAM1 0x303301C0, 0x6, 0x30330538, 0x9, 0x30330428
- #define IOMUXC_SAI2_TXD0_SAI2_TX_DATA0 0x303301C4, 0x0, 0x000000000, 0x0, 0x3033042C
- #define IOMUXC_SAI2_TXD0_SAI5_TX_DATA3 0x303301C4, 0x1, 0x00000000, 0x0, 0x3033042C
- #define IOMUXC_SAI2_TXD0_GPIO4_IO26 0x303301C4, 0x5, 0x000000000, 0x0, 0x3033042-
- #define IOMUXC_SAI2_TXD0_SRC_BOOT_MODE4 0x303301C4, 0x6, 0x00000000, 0x0, 0x3033042C
- #define IOMUXC_SAI2_MCLK_SAI2_MCLK 0x303301C8, 0x0, 0x00000000, 0x0, 0x30330430
- #define IOMUXC SAI2 MCLK SAI5 MCLK 0x303301C8, 0x1, 0x30330594, 0x2, 0x30330430
- #define IOMUXC SAI2 MCLK GPIO4 IO27 0x303301C8, 0x5, 0x00000000, 0x0, 0x30330430
- #define IOMUXC_SAI2_MCLK_SAI3_MCLK 0x303301C8, 0x6, 0x303305C0, 0x1, 0x30330430
- #define IOMUXC_SAI3_RXFS_SAI3_RX_SYNC 0x303301CC, 0x0, 0x000000000, 0x0, 0x30330434
- #define IOMUXC_SAI3_RXFS_GPT1_CAPTURE1 0x303301CC, 0x1, 0x303305F0, 0x0, 0x30330434
- #define IOMUXC_SAI3_RXFS_SAI5_RX_SYNC 0x303301CC, 0x2, 0x303304E4, 0x2, 0x30330434
- #define IOMUXC_SAI3_RXFS_SAI3_RX_DATA1 0x303301CC, 0x3, 0x00000000, 0x0, 0x30330434
- #define IOMUXC SAI3 RXFS SPDIF1 IN 0x303301CC, 0x4, 0x303305CC, 0x3, 0x30330434
- #define IOMUXC_SAI3_RXFS_GPIO4_IO28 0x303301CC, 0x5, 0x000000000, 0x0, 0x30330434
- #define IOMUXC_SAI3_RXFS_PDM_BIT_STREAM0 0x303301CC, 0x6, 0x30330534, 0x5, 0x30330434
- #define IOMUXC_SAI3_RXC_SAI3_RX_BCLK 0x303301D0, 0x0, 0x000000000, 0x0, 0x30330438
- #define IOMUXC SAI3 RXC GPT1 CLK 0x303301D0, 0x1, 0x303305E8, 0x0, 0x30330438
- #define IOMUXC_SAI3_RXC_SAI5_RX_BCLK 0x303301D0, 0x2, 0x303304D0, 0x2, 0x30330438
- #define IOMUXC SAI3 RXC SAI2 RX DATA1 0x303301D0, 0x3, 0x303305AC, 0x2,

0x30330438

- #define IOMUXC_SAI3_RXC_UART2_CTS_B 0x303301D0, 0x4, 0x000000000, 0x0, 0x30330438
- #define **IOMUXC_SAI3_RXC_UART2_RTS_B** 0x303301D0, 0x4, 0x303304F8, 0x2, 0x30330438
- #define IOMUXC SAI3 RXC GPIO4 IO29 0x303301D0, 0x5, 0x00000000, 0x0, 0x30330438
- #define IOMUXC SAI3 RXC PDM CLK 0x303301D0, 0x6, 0x000000000, 0x0, 0x30330438
- #define IOMUXC SAI3 RXD SAI3 RX DATA0 0x303301D4, 0x0, 0x000000000, 0x0, 0x3033043C
- #define IOMUXC SAI3 RXD GPT1 COMPARE1 0x303301D4, 0x1, 0x000000000, 0x0, 0x3033043C
- #define IOMUXC_SAI3_RXD_SAI5_RX_DATA0 0x303301D4, 0x2, 0x303304D4, 0x2, 0x3033043C
- #define IOMUXC SAI3 RXD SAI3 TX DATA1 0x303301D4, 0x3, 0x00000000, 0x0, 0x3033043C
- #define IOMUXC SAI3 RXD UART2 RTS B 0x303301D4, 0x4, 0x303304F8, 0x3, 0x3033043-
- #define **IOMUXC SAI3 RXD UART2 CTS B** 0x303301D4, 0x4, 0x00000000, 0x0, 0x3033043-
- #define IOMUXC_SAI3_RXD_GPIO4_IO30 0x303301D4, 0x5, 0x00000000, 0x0, 0x3033043C
- #define IOMUXC SAI3 RXD PDM BIT STREAM1 0x303301D4, 0x6, 0x30330538, 0x10, 0x3033043C
- #define IOMUXC_SAI3_TXFS_SAI3_TX_SYNC 0x303301D8, 0x0, 0x000000000, 0x0, 0x30330440
- #define IOMUXC SAI3 TXFS GPT1 CAPTURE2 0x303301D8, 0x1, 0x303305EC, 0x0, 0x30330440
- #define IOMUXC_SAI3_TXFS_SAI5_RX_DATA1 0x303301D8, 0x2, 0x303304D8, 0x1, 0x30330440
- #define IOMUXC SAI3 TXFS SAI3 TX DATA1 0x303301D8, 0x3, 0x000000000, 0x0, 0x30330440
- #define IOMUXC_SAI3_TXFS_UART2_RX 0x303301D8, 0x4, 0x303304FC, 0x2, 0x30330440
 #define IOMUXC_SAI3_TXFS_UART2_TX 0x303301D8, 0x4, 0x00000000, 0x0, 0x30330440
- #define IOMUXC_SAI3_TXFS_GPIO4_IO31 0x303301D8, 0x5, 0x000000000, 0x0, 0x30330440
- #define IOMUXC SAI3 TXFS PDM BIT STREAM3 0x303301D8, 0x6, 0x30330540, 0x9, 0x30330440
- #define IOMUXC SAI3 TXC SAI3 TX BCLK 0x303301DC, 0x0, 0x00000000, 0x0. 0x30330444
- #define IOMUXC SAI3 TXC GPT1 COMPARE2 0x303301DC, 0x1, 0x000000000, 0x0, 0x30330444
- #define IOMUXC SAI3 TXC SAI5 RX DATA2 0x303301DC, 0x2, 0x303304DC, 0x1, 0x30330444
- #define IOMUXC SAI3 TXC SAI2 TX DATA1 0x303301DC, 0x3, 0x00000000, 0x0, 0x30330444
- #define **IOMUXC_SAI3_TXC_UART2_TX** 0x303301DC, 0x4, 0x00000000, 0x0, 0x30330444
- #define IOMUXC_SAI3_TXC_UART2_RX 0x303301DC, 0x4, 0x303304FC, 0x3, 0x30330444
- #define IOMUXC_SAI3_TXC_GPIO5_IO00 0x303301DC, 0x5, 0x000000000, 0x0, 0x30330444
- #define IOMUXC SAI3 TXC PDM BIT STREAM2 0x303301DC, 0x6, 0x3033053C, 0x9, 0x30330444
- #define IOMUXC SAI3 TXD SAI3 TX DATA0 0x303301E0, 0x0, 0x00000000, 0x0.0x30330448
- #define IOMUXC SAI3 TXD GPT1 COMPARE3 0x303301E0, 0x1, 0x000000000, 0x0, 0x30330448
- #define IOMUXC_SAI3_TXD_SAI5_RX_DATA3 0x303301E0, 0x2, 0x303304E0, 0x1,

- 0x30330448
- #define IOMUXC SAI3 TXD SPDIF1 EXT CLK 0x303301E0. 0x4. 0x30330568. 0x2.
- #define **IOMUXC_SAI3_TXD_GPIO5_IO01** 0x303301E0, 0x5, 0x00000000, 0x0, 0x30330448
- #define IOMUXC SAI3 TXD SRC BOOT MODE5 0x303301E0, 0x6, 0x000000000, 0x0, 0x30330448
- #define IOMUXC SAI3 MCLK SAI3 MCLK 0x303301E4, 0x0, 0x303305C0, 0x0, 0x3033044-
- #define IOMUXC SAI3 MCLK PWM4 OUT 0x303301E4, 0x1, 0x00000000, 0x0, 0x3033044-
- #define IOMUXC SAI3 MCLK SAI5 MCLK 0x303301E4, 0x2, 0x30330594, 0x3, 0x3033044-
- #define IOMUXC SAI3 MCLK SPDIF1 OUT 0x303301E4, 0x4, 0x000000000, 0x0, 0x3033044-
- #define IOMUXC SAI3 MCLK GPIO5 IO02 0x303301E4, 0x5, 0x000000000, 0x0, 0x3033044-
- #define IOMUXC SAI3 MCLK SPDIF1 IN 0x303301E4, 0x6, 0x303305CC, 0x4, 0x3033044-
- #define **IOMUXC_SPDIF_TX_SPDIF1_OUT** 0x303301E8, 0x0, 0x00000000, 0x0, 0x30330450
- #define IOMUXC SPDIF TX PWM3 OUT 0x303301E8, 0x1, 0x00000000, 0x0, 0x30330450
- #define IOMUXC_SPDIF_TX_GPIO5_IO03 0x303301E8, 0x5, 0x00000000, 0x0, 0x30330450
 #define IOMUXC_SPDIF_RX_SPDIF1_IN 0x303301EC, 0x0, 0x303305CC, 0x0, 0x30330454
- #define IOMUXC_SPDIF_RX_PWM2_OUT 0x303301EC, 0x1, 0x00000000, 0x0, 0x30330454
- #define IOMUXC SPDIF RX GPIO5 IO04 0x303301EC, 0x5, 0x00000000, 0x0, 0x30330454
- #define IOMUXC SPDIF EXT CLK SPDIF1 EXT CLK 0x303301F0, 0x0, 0x30330568, 0x0, 0x30330458
- #define IOMUXC SPDIF EXT CLK PWM1 OUT 0x303301F0. 0x1. 0x000000000. 0x0.
- #define IOMUXC_SPDIF_EXT_CLK_GPIO5_IO05 0x303301F0, 0x5, 0x000000000, 0x0, 0x30330458
- #define IOMUXC ECSPI1 SCLK ECSPI1 SCLK 0x303301F4, 0x0, 0x303305D8, 0x0,
- #define IOMUXC ECSPI1 SCLK UART3 RX 0x303301F4, 0x1, 0x30330504, 0x0, 0x3033045-
- #define IOMUXC ECSPI1 SCLK UART3 TX 0x303301F4, 0x1, 0x000000000, 0x0, 0x3033045-
- #define IOMUXC ECSPI1 SCLK I2C1 SCL 0x303301F4, 0x2, 0x3033055C, 0x2, 0x3033045-
- #define IOMUXC ECSPI1 SCLK SAI5 RX SYNC 0x303301F4, 0x3, 0x303304E4, 0x3, 0x3033045C
- #define IOMUXC ECSPI1 SCLK GPIO5 IO06 0x303301F4, 0x5. 0x000000000, 0x0, 0x3033045C
- #define IOMUXC ECSPI1 MOSI ECSPI1 MOSI 0x303301F8, 0x0, 0x303305A8, 0x0, 0x30330460
- #define **IOMUXC ECSPI1 MOSI_UART3_TX** 0x303301F8, 0x1, 0x00000000, 0x0, 0x30330460
- #define IOMUXC ECSPI1 MOSI UART3 RX 0x303301F8, 0x1, 0x30330504, 0x1, 0x30330460
- #define IOMUXC_ECSPI1_MOSI_I2C1_SDA 0x303301F8, 0x2, 0x3033056C, 0x2, 0x30330460
- #define IOMUXC_ECSPI1_MOSI_SAI5_RX_BCLK 0x303301F8, 0x3, 0x303304D0, 0x3,
- #define IOMUXC ECSPI1 MOSI GPIO5 IO07 0x303301F8, 0x5, 0x000000000, 0x0. 0x30330460

- #define IOMUXC_ECSPI1_MISO_ECSPI1_MISO 0x303301FC, 0x0, 0x303305C4, 0x0, 0x30330464
- #define IOMUXC_ECSPI1_MISO_UART3_CTS_B 0x303301FC, 0x1, 0x00000000, 0x0, 0x30330464
- #define IOMUXC_ECSPI1_MISO_UART3_RTS_B 0x303301FC, 0x1, 0x30330500, 0x0, 0x30330464
- #define IOMUXC_ECSPI1_MISO_I2C2_SCL 0x303301FC, 0x2, 0x303305D0, 0x2, 0x30330464
- #define IOMUXC_ECSPI1_MISO_SAI5_RX_DATA0 0x303301FC, 0x3, 0x303304D4, 0x3, 0x30330464
- #define IOMUXC_ECSPI1_MISO_GPIO5_IO08 0x303301FC, 0x5, 0x000000000, 0x0, 0x30330464
- #define IOMUXC ECSPI1 SS0 ECSPI1 SS0 0x30330200, 0x0, 0x30330564, 0x0, 0x30330468
- #define IOMUXC_ECSPI1_SS0_UART3_RTS_B 0x30330200, 0x1, 0x30330500, 0x1 0x30330468
- #define IOMUXC_ECSPI1_SS0_UART3_CTS_B 0x30330200, 0x1, 0x000000000, 0x0, 0x30330468
- #define **IOMUXC_ECSPI1_SS0_I2C2_SDA** 0x30330200, 0x2, 0x30330560, 0x2, 0x30330468
- #define IOMUXC_ECSPI1_SS0_SAI5_RX_DATA1 0x30330200, 0x3, 0x303304D8, 0x2, 0x30330468
- #define IOMUXC_ECSPI1_SS0_SAI5_TX_SYNC 0x30330200, 0x4, 0x303304EC, 0x3, 0x30330468
- #define **IOMUXC ECSPI1 SS0 GPIO5 IO09** 0x30330200, 0x5, 0x000000000, 0x0, 0x30330468
- #define IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK 0x30330204, 0x0, 0x30330580, 0x0, 0x3033046C
- #define IOMUXC_ECSPI2_SCLK_UART4_RX 0x30330204, 0x1, 0x3033050C, 0x0, 0x3033046-
- #define IOMUXC_ECSPI2_SCLK_UART4_TX 0x30330204, 0x1, 0x000000000, 0x0, 0x3033046-
- #define IOMUXC_ECSPI2_SCLK_I2C3_SCL 0x30330204, 0x2, 0x30330588, 0x4, 0x3033046-C
- #define IOMUXC_ECSPI2_SCLK_SAI5_RX_DATA2 0x30330204, 0x3, 0x303304DC, 0x2, 0x3033046C
- #define IOMUXC_ECSPI2_SCLK_SAI5_TX_BCLK 0x30330204, 0x4, 0x303304E8, 0x3, 0x3033046C
- #define IOMUXC_ECSPI2_SCLK_GPIO5_IO10 0x30330204, 0x5, 0x000000000, 0x0, 0x3033046C
- #define IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI 0x30330208, 0x0, 0x30330590, 0x0, 0x30330470
- #define IOMUXC ECSP12 MOSI UART4 TX 0x30330208, 0x1, 0x00000000, 0x0, 0x30330470
- #define **IOMUXC_ECSP12_MOSI_UART4_RX** 0x30330208, 0x1, 0x3033050C, 0x1, 0x30330470
- #define IOMUXC_ECSP12_MOSI_I2C3_SDA 0x30330208, 0x2, 0x303305BC, 0x4, 0x30330470
- #define IOMUXC_ECSPI2_MOSI_SAI5_RX_DATA3 0x30330208, 0x3, 0x303304E0, 0x2, 0x30330470
- #define IOMUXC_ECSPI2_MOSI_SAI5_TX_DATA0 0x30330208, 0x4, 0x00000000, 0x0, 0x30330470
- #define IOMUXC_ECSPI2_MOSI_GPIO5_IO11 0x30330208, 0x5, 0x000000000, 0x0, 0x30330470
- #define IOMUXC_ECSPI2_MISO_ECSPI2_MISO 0x3033020C, 0x0, 0x30330578, 0x0, 0x30330474
- #define IOMUXC ECSPI2 MISO UART4 CTS B 0x3033020C, 0x1, 0x000000000, 0x0,

- 0x30330474
- #define IOMUXC ECSPI2 MISO UART4 RTS B 0x3033020C. 0x1. 0x30330508. 0x0.
- #define IOMUXC_ECSPI2_MISO_I2C4_SCL 0x3033020C, 0x2, 0x303305D4, 0x3, 0x30330474
- #define IOMUXC ECSPI2 MISO SAI5 MCLK 0x3033020C, 0x3, 0x30330594, 0x30330474
- #define IOMUXC ECSPI2 MISO GPIO5 IO12 0x3033020C, 0x5, 0x000000000. 0x0, 0x30330474
- #define IOMUXC ECSPI2 SS0 ECSPI2 SS0 0x30330210, 0x0, 0x30330570, 0x0, 0x30330478
- #define IOMUXC_ECSPI2_SS0_UART4_RTS_B 0x30330210, 0x1, 0x30330508, 0x1, 0x30330478
- #define IOMUXC ECSP12 SS0 UART4 CTS B 0x30330210. 0x1. 0x000000000. 0x0.
- #define IOMUXC_ECSPI2_SS0_I2C4_SDA 0x30330210, 0x2, 0x3033058C, 0x5, 0x30330478
 #define IOMUXC_ECSPI2_SS0_GPIO5_IO13 0x30330210, 0x5, 0x000000000, 0x0, 0x30330478
- #define IOMUXC_I2C1_SCL_I2C1_SCL 0x30330214, 0x0, 0x3033055C, 0x0, 0x3033047C
- #define IOMUXC I2C1 SCL ENET1 MDC 0x30330214. 0x1, 0x00000000, 0x0, 0x3033047C
- #define IOMUXC I2C1 SCL ECSPI1 SCLK 0x30330214, 0x3, 0x303305D8, 0x1, 0x3033047-
- #define IOMUXC I2C1 SCL GPIO5 IO14 0x30330214, 0x5, 0x00000000, 0x0, 0x3033047C
- #define IOMUXC I2C1 SDA I2C1 SDA 0x30330218, 0x0, 0x3033056C, 0x0, 0x30330480
- #define IOMUXC_I2C1_SDA_ENET1_MDIO 0x30330218, 0x1, 0x303304C0, 0x2, 0x30330480
 #define IOMUXC_I2C1_SDA_ECSPI1_MOSI 0x30330218, 0x3, 0x303305A8, 0x1, 0x30330480
 #define IOMUXC_I2C1_SDA_GPIO5_IO15 0x30330218, 0x5, 0x000000000, 0x0, 0x30330480

- #define IOMUXC_I2C2_SCL_I2C2_SCL 0x3033021C, 0x0, 0x303305D0, 0x0, 0x30330484
- #define IOMUXC I2C2 SCL ENET1 1588 EVENT1 IN 0x3033021C, 0x1, 0x00000000, 0x0, 0x30330484
- #define IOMUXC 12C2 SCL USDHC3 CD B 0x3033021C, 0x2, 0x30330598, 0x1, 0x30330484
- #define IOMUXC 12C2 SCL ECSPI1 MISO 0x3033021C, 0x3, 0x303305C4, 0x1, 0x30330484
- #define IOMUXC I2C2 SCL GPIO5 IO16 0x3033021C, 0x5, 0x00000000, 0x0, 0x30330484
- #define IOMUXC_I2C2_SDA_I2C2_SDA 0x30330220, 0x0, 0x30330560, 0x0, 0x30330488
 #define IOMUXC_I2C2_SDA_ENET1_1588_EVENT1_OUT 0x30330220, 0x1, 0x00000000, 0x0, 0x30330488
- #define IOMUXC_I2C2_SDA_USDHC3_WP 0x30330220, 0x2, 0x303305B8, 0x1, 0x30330488
 #define IOMUXC_I2C2_SDA_ECSPI1_SS0 0x30330220, 0x3, 0x30330564, 0x1, 0x30330488
- #define **IOMUXC_I2C2_SDA_GPIO5_IO17** 0x30330220, 0x5, 0x000000000, 0x0, 0x30330488
- #define **IOMUXC 12C3 SCL 12C3 SCL** 0x30330224, 0x0, 0x30330588, 0x0, 0x3033048C
- #define IOMUXC I2C3 SCL PWM4 OUT 0x30330224, 0x1, 0x00000000, 0x0, 0x3033048C
- #define IOMUXC_I2C3_SCL_GPT2_CLK 0x30330224, 0x2, 0x00000000, 0x0, 0x3033048C
 #define IOMUXC_I2C3_SCL_ECSPI2_SCLK 0x30330224, 0x3, 0x30330580, 0x2, 0x3033048-
- #define IOMUXC_I2C3_SCL_GPIO5_IO18 0x30330224, 0x5, 0x00000000, 0x0, 0x3033048C
- #define **IOMUXC_I2C3_SDA_I2C3_SDA** 0x30330228, 0x0, 0x303305BC, 0x0, 0x30330490
- #define IOMUXC_I2C3_SDA_PWM3_OUT 0x30330228, 0x1, 0x00000000, 0x0, 0x30330490
- #define **IOMUXC I2C3 SDA GPT3 CLK** 0x30330228, 0x2, 0x00000000, 0x0, 0x30330490
- #define IOMUXC I2C3 SDA ECSPI2 MOSI 0x30330228, 0x3, 0x30330590, 0x2, 0x30330490
- #define **IOMUXC_I2C3_SDA_GPIO5_IO19** 0x30330228, 0x5, 0x00000000, 0x0, 0x30330490
- #define IOMUXC_I2C4_SCL_I2C4_SCL 0x3033022C, 0x0, 0x303305D4, 0x0, 0x30330494 #define IOMUXC_I2C4_SCL_PWM2_OUT 0x3033022C, 0x1, 0x00000000, 0x0, 0x30330494
- #define IOMUXC_I2C4_SCL_ECSPI2_MISO 0x3033022C, 0x3, 0x30330578, 0x2, 0x30330494
- #define **IOMUXC_I2C4_SCL_GPIO5_IO20** 0x3033022C, 0x5, 0x000000000, 0x0, 0x30330494
- #define IOMUXC I2C4 SDA I2C4 SDA 0x30330230, 0x0, 0x3033058C, 0x0, 0x30330498
- #define **IOMUXC_I2C4_SDA_PWM1_OUT** 0x30330230, 0x1, 0x00000000, 0x0, 0x30330498
- #define IOMUXC 12C4 SDA ECSP12 SS0 0x30330230, 0x3, 0x30330570, 0x1, 0x30330498

- #define **IOMUXC_I2C4_SDA_GPIO5_IO21** 0x30330230, 0x5, 0x000000000, 0x0, 0x30330498
- #define IOMUXC_UART1_RXD_UART1_RX 0x30330234, 0x0, 0x303304F4, 0x0, 0x3033049-
- #define IOMUXC_UART1_RXD_UART1_TX 0x30330234, 0x0, 0x00000000, 0x0, 0x3033049-
- #define IOMUXC_UART1_RXD_ECSPI3_SCLK 0x30330234, 0x1, 0x00000000, 0x0, 0x3033049C
- #define IOMUXC_UART1_RXD_GPIO5_IO22 0x30330234, 0x5, 0x000000000, 0x0, 0x3033049-
- #define IOMUXC_UART1_TXD_UART1_TX 0x30330238, 0x0, 0x000000000, 0x0, 0x303304-A0
- #define IOMUXC_UART1_TXD_UART1_RX 0x30330238, 0x0, 0x303304F4, 0x1, 0x303304-A0
- #define IOMUXC_UART1_TXD_ECSPI3_MOSI 0x30330238, 0x1, 0x00000000, 0x0, 0x303304A0
- #define IOMUXC_UART1_TXD_GPIO5_IO23 0x30330238, 0x5, 0x000000000, 0x0, 0x303304-A0
- #define IOMUXC_UART2_RXD_UART2_RX 0x3033023C, 0x0, 0x303304FC, 0x0, 0x303304-A4
- #define IOMUXC_UART2_RXD_UART2_TX 0x3033023C, 0x0, 0x000000000, 0x0, 0x303304-A4
- #define IOMUXC_UART2_RXD_ECSPI3_MISO 0x3033023C, 0x1, 0x00000000, 0x0 0x303304A4
- #define IOMUXC_UART2_RXD_GPT1_COMPARE3 0x3033023C, 0x3, 0x00000000, 0x0, 0x303304A4
- #define IOMUXC_UART2_RXD_GPIO5_IO24 0x3033023C, 0x5, 0x000000000, 0x0, 0x303304-A4
- #define IOMUXC_UART2_TXD_UART2_TX 0x30330240, 0x0, 0x000000000, 0x0, 0x303304-A8
- #define IOMUXC_UART2_TXD_UART2_RX 0x30330240, 0x0, 0x303304FC, 0x1, 0x303304-A8
- #define IOMUXC_UART2_TXD_ECSPI3_SS0 0x30330240, 0x1, 0x000000000, 0x0, 0x303304-A8
- #define IOMUXC_UART2_TXD_GPT1_COMPARE2 0x30330240, 0x3, 0x000000000, 0x0, 0x303304A8
- #define IOMUXC_UART2_TXD_GPIO5_IO25 0x30330240, 0x5, 0x000000000, 0x0, 0x303304-A8
- #define IOMUXC_UART3_RXD_UART3_RX 0x30330244, 0x0, 0x30330504, 0x2, 0x303304-AC
- #define IOMUXC_UART3_RXD_UART3_TX 0x30330244, 0x0, 0x000000000, 0x0, 0x303304-AC
- #define IOMUXC_UART3_RXD_UART1_CTS_B 0x30330244, 0x1, 0x00000000, 0x0, 0x303304AC
- #define IOMUXC_UART3_RXD_UART1_RTS_B 0x30330244, 0x1, 0x303304F0, 0x0 0x303304AC
- #define IOMUXC_UART3_RXD_USDHC3_RESET_B 0x30330244, 0x2, 0x00000000, 0x0, 0x303304AC
- #define IOMUXC_UART3_RXD_GPT1_CAPTURE2 0x30330244, 0x3, 0x303305EC, 0x1, 0x303304AC
- #define IOMUXC UART3 RXD GPIO5 IO26 0x30330244, 0x5, 0x000000000, 0x0, 0x303304-

AC

- #define IOMUXC UART3 TXD UART3 TX 0x30330248, 0x0, 0x00000000, 0x0, 0x303304-
- #define IOMUXC_UART3_TXD_UART3_RX 0x30330248, 0x0, 0x30330504, 0x3, 0x303304-
- #define IOMUXC_UART3_TXD_UART1_RTS_B 0x30330248, 0x1, 0x303304F0, 0x1, 0x303304B0
- #define IOMUXC UART3 TXD UART1 CTS B 0x30330248, 0x1, 0x00000000, 0x0, 0x303304B0
- #define IOMUXC UART3 TXD USDHC3 VSELECT 0x30330248, 0x2, 0x000000000, 0x0, 0x303304B0
- #define IOMUXC_UART3_TXD_GPT1_CLK 0x30330248, 0x3, 0x303305E8, 0x1, 0x303304-
- #define IOMUXC_UART3_TXD_GPIO5_IO27 0x30330248, 0x5, 0x00000000, 0x0, 0x303304-
- #define IOMUXC UART4 RXD UART4 RX 0x3033024C, 0x0, 0x3033050C, 0x2, 0x303304-
- #define IOMUXC_UART4_RXD_UART4_TX 0x3033024C, 0x0, 0x00000000, 0x0, 0x303304-
- #define IOMUXC UART4 RXD UART2 CTS B 0x3033024C, 0x1, 0x00000000, 0x0, 0x303304B4
- #define IOMUXC_UART4_RXD_UART2_RTS_B 0x3033024C, 0x1, 0x303304F8, 0x0, 0x303304B4
- #define IOMUXC UART4 RXD GPT1 COMPARE1 0x3033024C, 0x3, 0x00000000, 0x0,
- #define IOMUXC_UART4_RXD_GPIO5_IO28 0x3033024C, 0x5, 0x000000000, 0x0, 0x303304-
- #define IOMUXC UART4 TXD UART4 TX 0x30330250, 0x0, 0x00000000, 0x0, 0x303304-
- #define IOMUXC_UART4_TXD_UART4_RX 0x30330250, 0x0, 0x3033050C, 0x3, 0x303304-
- #define IOMUXC_UART4_TXD_UART2_RTS_B 0x30330250, 0x1, 0x303304F8, 0x1, 0x303304B8
- #define IOMUXC UART4 TXD UART2 CTS B 0x30330250, 0x1, 0x000000000, 0x0, 0x303304B8
- #define IOMUXC UART4 TXD GPT1 CAPTURE1 0x30330250, 0x3, 0x303305F0, 0x1, 0x303304B8
- #define IOMUXC UART4 TXD GPIO5 IO29 0x30330250, 0x5, 0x000000000, 0x0, 0x303304-

Configuration

- static void IOMUXC_SetPinMux (uintptr_t muxRegister, uint32_t muxMode, uintptr_t input-Register, uint32_t inputDaisy, uintptr_t configRegister, uint32_t inputOnfield) Sets the IOMUXC pin mux mode.
- static void IOMUXC SetPinConfig (uintptr t muxRegister, uint32 t muxMode, uintptr t input-Register, uint32_t inputDaisy, uintptr_t configRegister, uint32_t configValue) Sets the IOMUXC pin configuration.

- 5.2 Macro Definition Documentation
- 5.2.1 #define FSL_IOMUXC_DRIVER_VERSION (MAKE_VERSION(2, 0, 1))
- 5.3 Function Documentation
- 5.3.1 static void IOMUXC_SetPinMux (uintptr_t muxRegister, uint32_t muxMode, uintptr_t inputRegister, uint32_t inputDaisy, uintptr_t configRegister, uint32_t inputOnfield) [inline], [static]

Note

The first five parameters can be filled with the pin function ID macros.

This is an example to set the I2C4_SDA as the pwm1_OUT:

```
* IOMUXC_SetPinMux(IOMUXC_I2C4_SDA_PWM1_OUT, 0);
```

Parameters

muxRegister	The pin mux register_
muxMode	The pin mux mode_
inputRegister	The select input register_
inputDaisy	The input daisy_
configRegister	The config register_
inputOnfield	The pad->module input inversion_

5.3.2 static void IOMUXC_SetPinConfig (uintptr_t muxRegister, uint32_t muxMode, uintptr_t inputRegister, uint32_t inputDaisy, uintptr_t configRegister, uint32_t configValue) [inline], [static]

Note

The previous five parameters can be filled with the pin function ID macros.

This is an example to set pin configuration for IOMUXC_I2C4_SDA_PWM1_OUT:

```
* IOMUXC_SetPinConfig(IOMUXC_I2C4_SDA_PWM1_OUT, IOMUXC_SW_PAD_CTL_PAD_ODE_MASK | IOMUXCO_SW_PAD_CTL_PAD_DSE(2U))
```

NIXID G

Parameters

muxRegister	The pin mux register_
muxMode	The pin mux mode_
inputRegister	The select input register_
inputDaisy	The input daisy_
configRegister	The config register_
configValue	The pin config value_

Chapter 6 Common Driver

6.1 Overview

The MCUXpresso SDK provides a driver for the common module of MCUXpresso SDK devices.

Macros

- #define FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ 1
 - Macro to use the default weak IRQ handler in drivers.
- #define MAKE_STATUS(group, code) ((((group)*100L) + (code)))
 - Construct a status code value from a group and code number.
- #define MAKE_VERSION(major, minor, bugfix) (((major)*65536L) + ((minor)*256L) + (bugfix)) Construct the version number for drivers.
- #define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0]))
 - Computes the number of elements in an array.
- #define SUPPRESS_FALL_THROUGH_WARNING()

For switch case code block, if case section ends without "break;" statement, there wil be fallthrough warning with compiler flag -Wextra or -Wimplicit-fallthrough=n when using armgcc.

Typedefs

• typedef int32 t status t

Type used for all status and error return values.

Enumerations

```
• enum status groups {
 kStatusGroup_Generic = 0,
 kStatusGroup_FLASH = 1,
 kStatusGroup\_LPSPI = 4,
 kStatusGroup_FLEXIO_SPI = 5,
 kStatusGroup_DSPI = 6,
 kStatusGroup_FLEXIO_UART = 7,
 kStatusGroup_FLEXIO_I2C = 8,
 kStatusGroup\_LPI2C = 9,
 kStatusGroup UART = 10,
 kStatusGroup_I2C = 11,
 kStatusGroup LPSCI = 12,
 kStatusGroup_LPUART = 13,
 kStatusGroup\_SPI = 14,
 kStatusGroup_XRDC = 15,
 kStatusGroup\_SEMA42 = 16,
 kStatusGroup_SDHC = 17,
 kStatusGroup_SDMMC = 18,
 kStatusGroup\_SAI = 19,
 kStatusGroup\ MCG = 20,
 kStatusGroup_SCG = 21,
 kStatusGroup_SDSPI = 22,
 kStatusGroup_FLEXIO_I2S = 23,
 kStatusGroup_FLEXIO_MCULCD = 24,
 kStatusGroup_FLASHIAP = 25,
 kStatusGroup_FLEXCOMM_I2C = 26,
 kStatusGroup_I2S = 27,
 kStatusGroup IUART = 28,
 kStatusGroup_CSI = 29,
 kStatusGroup_MIPI_DSI = 30,
 kStatusGroup SDRAMC = 35,
 kStatusGroup_POWER = 39,
 kStatusGroup_ENET = 40,
 kStatusGroup_PHY = 41,
 kStatusGroup_TRGMUX = 42,
 kStatusGroup_SMARTCARD = 43,
 kStatusGroup_LMEM = 44,
 kStatusGroup_QSPI = 45,
 kStatusGroup DMA = 50,
 kStatusGroup\_EDMA = 51,
 kStatusGroup_DMAMGR = 52,
 kStatusGroup_FLEXCAN = 53,
 kStatusGroup\_LTC = 54,
 kStatusGroup_FLEXIO_CAMERA = 55,
 kStatusGroup_LPC_SPI = 56,
```

NXP Semigondustors PC_USMCUX presso SDK API Reference Manual

82

```
kStatusGroup ELE = 167 }
    Status group numbers.
• enum {
 kStatus Success = MAKE STATUS(kStatusGroup Generic, 0),
 kStatus_Fail = MAKE_STATUS(kStatusGroup_Generic, 1),
 kStatus_ReadOnly = MAKE_STATUS(kStatusGroup_Generic, 2),
 kStatus_OutOfRange = MAKE_STATUS(kStatusGroup_Generic, 3),
 kStatus_InvalidArgument = MAKE_STATUS(kStatusGroup_Generic, 4),
 kStatus Timeout = MAKE STATUS(kStatusGroup Generic, 5),
 kStatus NoTransferInProgress,
 kStatus_Busy = MAKE_STATUS(kStatusGroup_Generic, 7),
 kStatus NoData }
    Generic status return codes.
```

Functions

- void * SDK Malloc (size t size, size t alignbytes)
 - Allocate memory with given alignment and aligned size.
- void SDK_Free (void *ptr)

Free memory.

- void SDK_DelayAtLeastUs (uint32_t delayTime_us, uint32_t coreClock_Hz) Delay at least for some time.
- static status t EnableIRO (IROn Type interrupt)

Enable specific interrupt.

• static status_t DisableIRQ (IRQn_Type interrupt)

Disable specific interrupt.

- static status_t EnableIRQWithPriority (IRQn_Type interrupt, uint8_t priNum) Enable the IRQ, and also set the interrupt priority.
- static status_t IRQ_SetPriority (IRQn_Type interrupt, uint8_t priNum) Set the IRQ priority.
- static status_t IRQ_ClearPendingIRQ (IRQn_Type interrupt)

Clear the pending IRQ flag.

static uint32_t DisableGlobalIRQ (void)

Disable the global IRQ.

• static void EnableGlobalIRQ (uint32 t primask)

Enable the global IRQ.

Driver version

 #define FSL_COMMON_DRIVER_VERSION (MAKE_VERSION(2, 4, 0)) common driver version.

Debug console type definition.

- #define DEBUG CONSOLE DEVICE TYPE NONE 0U
 - No debug console.
- #define DEBUG_CONSOLE_DEVICE_TYPE_UART 1U Debug console based on UART.
- #define DEBUG_CONSOLE_DEVICE_TYPE_LPUART 2U

Debug console based on LPUART.

- #define DEBUG_CONSOLE_DEVICE_TYPE_LPSCI 3U
 - Debug console based on LPSCI.
- #define DEBUG_CONSOLE_DEVICE_TYPE_USBCDC 4U

Debug console based on USBCDC.

#define DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM 5U

Debug console based on FLEXCOMM.

• #define DEBUG CONSOLE DEVICE TYPE IUART 6U

Debug console based on i.MX UART.

#define DEBUG_CONSOLE_DEVICE_TYPE_VUSART 7U

Debug console based on LPC_VUSART.

• #define DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART 8U

Debug console based on LPC USART.

#define DEBUG_CONSOLE_DEVICE_TYPE_SWO 9U

Debug console based on SWO.

• #define DEBUG_CONSOLE_DEVICE_TYPE_QSCI 10U

Debug console based on QSCI.

Min/max macros

- #define MIN(a, b) (((a) < (b)) ? (a) : (b))
- Computes the minimum of a and b.
- #define MAX(a, b) (((a) > (b)) ? (a) : (b))

Computes the maximum of a and b.

UINT16 MAX/UINT32 MAX value

- #define UINT16_MAX ((uint16_t)-1)
 - Max value of uint16 t type.
- #define UINT32 MAX ((uint32 t)-1)

Max value of uint32 t type.

Atomic modification

These macros are used for atomic access, such as read-modify-write to the peripheral registers.

Take SDK_ATOMIC_LOCAL_CLEAR_AND_SET as an example: the parameter addr means the address of the peripheral register or variable you want to modify atomically, the parameter clearBits is the bits to clear, the parameter setBits it the bits to set. For example, to set a 32-bit register bit1:bit0 to 0b10, use like this:

```
volatile uint32_t * reg = (volatile uint32_t *)REG_ADDR;
SDK_ATOMIC_LOCAL_CLEAR_AND_SET(reg, 0x03, 0x02);
```

In this example, the register bit1:bit0 are cleared and bit1 is set, as a result, register bit1:bit0 = 0b10.

Note

For the platforms don't support exclusive load and store, these macros disable the global interrupt to pretect the modification.

These macros only guarantee the local processor atomic operations. For the multi-processor devices, use hardware semaphore such as SEMA42 to guarantee exclusive access if necessary.

• #define SDK ATOMIC LOCAL ADD(addr, val)

Add value val from the variable at address address.

• #define SDK ATOMIC LOCAL SUB(addr, val)

Subtract value val to the variable at address address.

• #define SDK_ATOMIC_LOCAL_SET(addr, bits)

Set the bits specifiled by bits to the variable at address address.

• #define SDK_ATOMIC_LOCAL_CLEAR(addr, bits)

Clear the bits specifiled by bits to the variable at address address.

• #define SDK ATOMIC LOCAL TOGGLE(addr, bits)

Toggle the bits specifiled by bits to the variable at address address.

#define SDK_ATOMIC_LOCAL_CLEAR_AND_SET(addr, clearBits, setBits)

For the variable at address address, clear the bits specifiled by clearBits and set the bits specifiled by setBits.

Timer utilities

• #define USEC TO COUNT(us, clockFreqInHz) (uint64 t)(((uint64 t)(us) * (clockFreqInHz)) / 1000000U)

Macro to convert a microsecond period to raw count value.

• #define COUNT_TO_USEC(count, clockFreqInHz) (uint64_t)((uint64_t)(count)*1000000U / (clockFreqInHz))

Macro to convert a raw count value to microsecond.

• #define MSEC TO COUNT(ms, clockFreqInHz) (uint64 t)((uint64 t)(ms) * (clockFreqInHz) / 1000U)

Macro to convert a millisecond period to raw count value.

• #define COUNT_TO_MSEC(count, clockFreqInHz) (uint64_t)((uint64_t)(count)*1000U / (clock-FreaInHz))

Macro to convert a raw count value to millisecond.

Alignment variable definition macros

- #define SDK ALIGN(var, alignbytes) var attribute ((aligned(alignbytes)))
 - Macro to define a variable with alignbytes alignment.
- #define SDK_SIZEALIGN(var, alignbytes) ((unsigned int)((var) + ((alignbytes)-1U)) & (unsigned $int)(\sim (unsigned\ int)((align bytes)-1U)))$

Macro to define a variable with L1 d-cache line size alignment.

Non-cacheable region definition macros

For initialized non-zero non-cacheable variables, please use "AT_NONCACHEABLE_SECTION_INI- $T(var) = \{xx\};$ or "AT_NONCACHEABLE_SECTION_ALIGN_INIT(var) = $\{xx\};$ in your projects to define them.

For zero-inited non-cacheable variables, please use "AT_NONCACHEABLE_SECTION(var);" or "-AT_NONCACHEABLE_SECTION_ALIGN(var);" to define them, these zero-inited variables will be initialized to zero in system startup.

Note

For GCC, when the non-cacheable section is required, please define "__STARTUP_INITIALIZE_NONCACHEDATA" in your projects to make sure the non-cacheable section variables will be initialized in system startup.

- #define AT_NONCACHEABLE_SECTION(var) var Define a variable var, and place it in non-cacheable section.
- #define AT_NONCACHEABLE_SECTION_ALIGN(var, alignbytes) SDK_ALIGN(var, alignbytes) Define a variable var, and place it in non-cacheable section, the start address of the variable is aligned to alignbytes.
- #define AT_NONCACHEABLE_SECTION_INIT(var) var
- Define a variable var with initial value, and place it in non-cacheable section.

 #define AT_NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) SDK_ALIGN(var, alignbytes)

Define a variable var with initial value, and place it in non-cacheable section, the start address of the variable is aligned to alignbytes.

Time sensitive region

- #define AT_QUICKACCESS_SECTION_CODE(func) __attribute__((section("CodeQuick-Access"), __noinline__)) func
- Place function in a section which can be accessed quickly by core.

 #define AT_QUICKACCESS_SECTION_DATA(var) __attribute__((section("DataQuickAccess")))

var

Place data in a section which can be accessed quickly by core.

• #define AT_QUICKACCESS_SECTION_DATA_ALIGN(var, alignbytes) __attribute__((section("Data-QuickAccess"))) var __attribute__((aligned(alignbytes)))

Place data in a section which can be accessed quickly by core, and the variable address is set to align with alignbytes.

Ram Function

• #define RAMFUNCTION_SECTION_CODE(func) __attribute__((section("RamFunction"))) func Place function in ram.

- 6.2 **Macro Definition Documentation**
- 6.2.1 #define FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ 1
- 6.2.2 #define MAKE_STATUS(group, code) ((((group)*100L) + (code)))
- 6.2.3 #define MAKE_VERSION(major, minor, bugfix) (((major)*65536L) + ((minor)*256L) + (bugfix))

The driver version is a 32-bit number, for both 32-bit platforms(such as Cortex M) and 16-bit platforms(such as DSC).

```
| Unused || Major Version || Minor Version || Bug Fix
                                               31
       25 24 17 16
                                               0
```

- 6.2.4 #define FSL COMMON DRIVER VERSION (MAKE_VERSION(2, 4, 0))
- 6.2.5 #define DEBUG_CONSOLE_DEVICE_TYPE_NONE 0U
- 6.2.6 #define DEBUG CONSOLE DEVICE TYPE UART 1U
- 6.2.7 #define DEBUG CONSOLE DEVICE TYPE LPUART 2U
- 6.2.8 #define DEBUG CONSOLE DEVICE TYPE LPSCI 3U
- 6.2.9 #define DEBUG CONSOLE DEVICE TYPE USBCDC 4U
- 6.2.10 #define DEBUG CONSOLE DEVICE TYPE FLEXCOMM 5U
- 6.2.11 #define DEBUG CONSOLE DEVICE TYPE IUART 6U
- 6.2.12 #define DEBUG CONSOLE DEVICE TYPE VUSART 7U
- 6.2.13 #define DEBUG CONSOLE DEVICE TYPE MINI USART 8U
- 6.2.14 #define DEBUG CONSOLE DEVICE TYPE SWO 9U
- 6.2.15 #define DEBUG CONSOLE DEVICE TYPE QSCI 10U
- 6.2.16 #define MIN(a, b) (((a) < (b))? (a): (b))
- 6.2.17 #define MAX(a, b) (((a) > (b))? (a): (b))
- 6.2.18 #define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0]))
- 6.2.19 #define UINT16 MAX ((uint16 t)-1)
- 6.2.20 #define UINT32 MAX ((uint32 t)-1)
- 6.2.21 #define SUPPRESS_FALL_THROUGH_WARNING()

To suppress this warning, "SUPPRESS_FALL_THROUGH_WARNING();" need to be added at the end of each case section which misses "break;"statement.

6.2.22 #define SDK SIZEALIGN(var, alignbytes) ((unsigned int)((var) + ((alignbytes)-1U)) & (unsigned int)(\sim (unsigned int)((alignbytes)-1U)))

Macro to define a variable with L2 cache line size alignment

Macro to change a value to a given size aligned value

6.3 **Typedef Documentation**

6.3.1 typedef int32 t status_t

6.4 **Enumeration Type Documentation**

6.4.1 enum _status_groups

Enumerator

kStatusGroup Generic Group number for generic status codes.

kStatusGroup FLASH Group number for FLASH status codes.

kStatusGroup_LPSPI Group number for LPSPI status codes.

kStatusGroup_FLEXIO_SPI Group number for FLEXIO SPI status codes.

kStatusGroup DSPI Group number for DSPI status codes.

kStatusGroup_FLEXIO_UART Group number for FLEXIO UART status codes.

kStatusGroup_FLEXIO_I2C Group number for FLEXIO I2C status codes.

kStatusGroup_LPI2C Group number for LPI2C status codes.

kStatusGroup_UART Group number for UART status codes.

kStatusGroup 12C Group number for UART status codes.

kStatusGroup_LPSCI Group number for LPSCI status codes.

kStatusGroup LPUART Group number for LPUART status codes.

kStatusGroup SPI Group number for SPI status code.

kStatusGroup_XRDC Group number for XRDC status code.

kStatusGroup_SEMA42 Group number for SEMA42 status code.

kStatusGroup SDHC Group number for SDHC status code.

kStatusGroup_SDMMC Group number for SDMMC status code.

kStatusGroup_SAI Group number for SAI status code.

kStatusGroup_MCG Group number for MCG status codes.

kStatusGroup_SCG Group number for SCG status codes.

kStatusGroup SDSPI Group number for SDSPI status codes.

kStatusGroup_FLEXIO_I2S Group number for FLEXIO I2S status codes.

kStatusGroup_FLEXIO_MCULCD Group number for FLEXIO LCD status codes.

kStatusGroup FLASHIAP Group number for FLASHIAP status codes.

kStatusGroup_FLEXCOMM_I2C Group number for FLEXCOMM I2C status codes.

kStatusGroup_I2S Group number for I2S status codes.

kStatusGroup_IUART Group number for IUART status codes.

kStatusGroup_CSI Group number for CSI status codes.

kStatusGroup MIPI DSI Group number for MIPI DSI status codes.

kStatusGroup SDRAMC Group number for SDRAMC status codes.

kStatusGroup_POWER Group number for POWER status codes.

kStatusGroup ENET Group number for ENET status codes.

kStatusGroup_PHY Group number for PHY status codes.

kStatusGroup TRGMUX Group number for TRGMUX status codes.

kStatusGroup SMARTCARD Group number for SMARTCARD status codes.

kStatusGroup_LMEM Group number for LMEM status codes.

kStatusGroup_QSPI Group number for QSPI status codes.

kStatusGroup DMA Group number for DMA status codes.

kStatusGroup_EDMA Group number for EDMA status codes.

kStatusGroup_DMAMGR Group number for DMAMGR status codes.

kStatusGroup FLEXCAN Group number for FlexCAN status codes.

kStatusGroup_LTC Group number for LTC status codes.

kStatusGroup FLEXIO CAMERA Group number for FLEXIO CAMERA status codes.

kStatusGroup_LPC_SPI Group number for LPC_SPI status codes.

kStatusGroup_LPC_USART Group number for LPC_USART status codes.

kStatusGroup DMIC Group number for DMIC status codes.

kStatusGroup_SDIF Group number for SDIF status codes.

kStatusGroup_SPIFI Group number for SPIFI status codes.

kStatusGroup OTP Group number for OTP status codes.

kStatusGroup_MCAN Group number for MCAN status codes.

kStatusGroup CAAM Group number for CAAM status codes.

kStatusGroup_ECSPI Group number for ECSPI status codes.

kStatusGroup USDHC Group number for USDHC status codes.

kStatusGroup LPC I2C Group number for LPC I2C status codes.

kStatusGroup_DCP Group number for DCP status codes.

kStatusGroup_MSCAN Group number for MSCAN status codes.

kStatusGroup ESAI Group number for ESAI status codes.

kStatusGroup_FLEXSPI Group number for FLEXSPI status codes.

kStatusGroup_MMDC Group number for MMDC status codes.

kStatusGroup_PDM Group number for MIC status codes.

kStatusGroup SDMA Group number for SDMA status codes.

kStatusGroup ICS Group number for ICS status codes.

kStatusGroup_SPDIF Group number for SPDIF status codes.

kStatusGroup_LPC_MINISPI Group number for LPC_MINISPI status codes.

kStatusGroup HASHCRYPT Group number for Hashcrypt status codes.

kStatusGroup_LPC_SPI_SSP Group number for LPC_SPI_SSP status codes.

kStatusGroup_I3C Group number for I3C status codes.

kStatusGroup_LPC_I2C_1 Group number for LPC_I2C_1 status codes.

kStatusGroup_NOTIFIER Group number for NOTIFIER status codes.

kStatusGroup DebugConsole Group number for debug console status codes.

kStatusGroup_SEMC Group number for SEMC status codes.

kStatusGroup ApplicationRangeStart Starting number for application groups.

kStatusGroup_IAP Group number for IAP status codes.

kStatusGroup_SFA Group number for SFA status codes.

kStatusGroup SPC Group number for SPC status codes.

kStatusGroup_PUF Group number for PUF status codes.

kStatusGroup TOUCH PANEL Group number for touch panel status codes.

kStatusGroup_VBAT Group number for VBAT status codes.

kStatusGroup HAL GPIO Group number for HAL GPIO status codes.

kStatusGroup HAL UART Group number for HAL UART status codes.

kStatusGroup_HAL_TIMER Group number for HAL TIMER status codes.

kStatusGroup_HAL_SPI Group number for HAL SPI status codes.

kStatusGroup HAL 12C Group number for HAL 12C status codes.

kStatusGroup_HAL_FLASH Group number for HAL FLASH status codes.

kStatusGroup_HAL_PWM Group number for HAL PWM status codes.

kStatusGroup HAL RNG Group number for HAL RNG status codes.

kStatusGroup_HAL_I2S Group number for HAL I2S status codes.

kStatusGroup HAL ADC SENSOR Group number for HAL ADC SENSOR status codes.

kStatusGroup_TIMERMANAGER Group number for TiMER MANAGER status codes.

kStatusGroup SERIALMANAGER Group number for SERIAL MANAGER status codes.

kStatusGroup LED Group number for LED status codes.

kStatusGroup_BUTTON Group number for BUTTON status codes.

kStatusGroup_EXTERN_EEPROM Group number for EXTERN EEPROM status codes.

kStatusGroup SHELL Group number for SHELL status codes.

kStatusGroup_MEM_MANAGER Group number for MEM MANAGER status codes.

kStatusGroup LIST Group number for List status codes.

kStatusGroup_OSA Group number for OSA status codes.

kStatusGroup COMMON TASK Group number for Common task status codes.

kStatusGroup MSG Group number for messaging status codes.

kStatusGroup_SDK_OCOTP Group number for OCOTP status codes.

kStatusGroup_SDK_FLEXSPINOR Group number for FLEXSPINOR status codes.

kStatusGroup CODEC Group number for codec status codes.

kStatusGroup_ASRC Group number for codec status ASRC.

kStatusGroup OTFAD Group number for codec status codes.

kStatusGroup_SDIOSLV Group number for SDIOSLV status codes.

kStatusGroup MECC Group number for MECC status codes.

kStatusGroup_ENET_QOS Group number for ENET_QOS status codes.

kStatusGroup_LOG Group number for LOG status codes.

kStatusGroup I3CBUS Group number for I3CBUS status codes.

kStatusGroup QSCI Group number for QSCI status codes.

kStatusGroup_ELEMU Group number for ELEMU status codes.

kStatusGroup_QUEUEDSPI Group number for QSPI status codes.

kStatusGroup POWER MANAGER Group number for POWER MANAGER status codes.

kStatusGroup_IPED Group number for IPED status codes.

kStatusGroup ELS PKC Group number for ELS PKC status codes.

kStatusGroup_CSS_PKC Group number for CSS PKC status codes.

kStatusGroup HOSTIF Group number for HOSTIF status codes.

kStatusGroup CLIF Group number for CLIF status codes.

kStatusGroup_BMA Group number for BMA status codes.

kStatusGroup_NETC Group number for NETC status codes. **kStatusGroup_ELE** Group number for ELE status codes.

6.4.2 anonymous enum

Enumerator

kStatus_Success Generic status for Success.

kStatus_Fail Generic status for Fail.

kStatus ReadOnly Generic status for read only failure.

kStatus_OutOfRange Generic status for out of range access.

kStatus_InvalidArgument Generic status for invalid argument check.

kStatus_Timeout Generic status for timeout.

kStatus_NoTransferInProgress Generic status for no transfer in progress.

kStatus_Busy Generic status for module is busy.

kStatus_NoData Generic status for no data is found for the operation.

6.5 Function Documentation

6.5.1 void* SDK_Malloc (size_t size, size_t alignbytes)

This is provided to support the dynamically allocated memory used in cache-able region.

Parameters

size	The length required to malloc.
alignbytes	The alignment size.

Return values

The	allocated memory.

6.5.2 void SDK_Free (void * ptr)

Parameters

ptr	The memory to be release.

6.5.3 void SDK_DelayAtLeastUs (uint32_t delayTime_us, uint32_t coreClock_Hz)

Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

delayTime_us	Delay time in unit of microsecond.
coreClock_Hz	Core clock frequency with Hz.

6.5.4 static status_t EnableIRQ (IRQn_Type interrupt) [inline], [static]

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

interrupt	The IRQ number.
-----------	-----------------

Return values

kStatus_Success	Interrupt enabled successfully
kStatus_Fail	Failed to enable the interrupt

6.5.5 static status_t DisableIRQ (IRQn_Type interrupt) [inline], [static]

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL FEATURE NUMBER OF LEVEL1 INT VECTORS.

Parameters

interrupt	The IRQ number.
-----------	-----------------

Return values

kStatus_Success	Interrupt disabled successfully
kStatus_Fail	Failed to disable the interrupt

6.5.6 static status_t EnableIRQWithPriority (IRQn Type interrupt, uint8 t priNum) [inline], [static]

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

interrupt	The IRQ to Enable.
priNum	Priority number set to interrupt controller register.

Return values

kStatus_Success	Interrupt priority set successfully
kStatus_Fail	Failed to set the interrupt priority.

6.5.7 static status_t IRQ SetPriority (IRQn Type interrupt, uint8 t priNum) [inline], [static]

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL FEATURE NUMBER OF LEVEL1 INT VECTORS.

interrupt	The IRQ to set.
priNum	Priority number set to interrupt controller register.

Return values

kStatus_Success	Interrupt priority set successfully
kStatus_Fail	Failed to set the interrupt priority.

6.5.8 static status_t IRQ ClearPendingIRQ (IRQn Type interrupt) [inline], [static]

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

interrupt	The flag which IRQ to clear.
-----------	------------------------------

Return values

kStatus_Success	Interrupt priority set successfully
kStatus_Fail	Failed to set the interrupt priority.

6.5.9 static uint32_t DisableGloballRQ(void) [inline], [static]

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the EnableGlobalIRQ().

Returns

Current primask value.

static void EnableGlobalIRQ (uint32_t primask) [inline], [static] 6.5.10

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convenience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the EnableGlobalIRQ() and DisableGlobalIRQ() in pair.

Parameters

primask	value of primask register to be restored. The primask value is supposed to be provided
	by the DisableGlobalIRQ().

Chapter 7

ASRC: Asynchronous sample rate converter

7.1 **Overview**

The MCUXpresso SDK provides a peripheral driver for the Asynchronous sample rate converter module of MCUXpresso SDK devices.

The Asynchronous sample rate converter support convert between sample rate: kASRC_SampleRate_-8000 = 8000, /*! < 8K sample rate

Modules

- ASRC Driver
- ASRC SDMA Driver

7.2 ASRC Driver

7.2.1 Overview

Data Structures

```
    struct _asrc_data_format
        asrc context data format More...
    struct _asrc_access_ctrl
        asrc context access control The
```

asrc context access control The ASRC provides interleaving support in hardware to ensure that a variety of sample source can be internally combined tp confir with this format. More...

• struct _asrc_context_input_config asrc context input configuration More...

• struct _asrc_context_output_config

asrc context output configuration More...

• struct _asrc_context_prefilter_config

asrc context prefilter configuration More...struct _asrc_context_resampler_config

asrc context resampler configuration More...

struct _asrc_context_config

asrc context configuration More...

• struct _asrc_transfer ASRC transfer. More...

Macros

- #define FSL_ASRC_INPUT_FIFO_DEPTH (128U) ASRC fifo depth.
- #define ASRC_SUPPORT_MAXIMUM_CONTEXT_PROCESSOR_NUMBER 4U

 ASRC support maximum channel number of context.

Typedefs

```
    typedef enum _asrc_context asrc_context_t
        asrc context id
    typedef enum _asrc_data_endianness asrc_data_endianness_t
        arsc data endianness
```

 typedef enum _asrc_data_width asrc_data_width_t data width

• typedef enum _asrc_data_type asrc_data_type_t

• typedef enum

```
_asrc_sampleBuffer_init_mode asrc_sampleBuffer_init_mode_t asrc prefilter and resampler sample buffer init mode
```

typedef enum

```
_asrc_sampleBuffer_stop_mode asrc_sampleBuffer_stop_mode_t
```

```
asrc prefilter and resampler sample buffer stop mode

    typedef enum

  _asrc_prefilter_stage1_result asrc_prefilter_stage1_result_t
     ASRC prefilter stage1 result format.
• typedef enum asrc resampler taps asrc resampler taps t
     ASRC resampler taps.

    typedef struct _asrc_data_format asrc_data_format_t

     asrc context data format

    typedef struct _asrc_access_ctrl asrc_access_ctrl_t

     asrc context access control The ASRC provides interleaving support in hardware to ensure that a variety
     of sample source can be internally combined tp confir with this format.

    typedef struct

  asrc context input config asrc context input config t
     asrc context input configuration

    typedef struct

  _asrc_context_output_config asrc_context_output_config_t
     asrc context output configuration

    typedef struct

  _asrc_context_prefilter_config asrc_context_prefilter_config_t
     asrc context prefilter configuration
• typedef struct
  _asrc_context_resampler_config asrc_context_resampler_config_t
     asrc context resampler configuration
• typedef struct _asrc_context_config asrc_context_config_t
     asrc context configuration

    typedef struct _asrc_transfer asrc_transfer_t

     ASRC transfer.
```

Enumerations

```
• enum {
 kStatus_ASRCIdle = MAKE_STATUS(kStatusGroup_ASRC, 0),
 kStatus_ASRCBusy = MAKE_STATUS(kStatusGroup_ASRC, 1),
 kStatus_ASRCInvalidArgument = MAKE_STATUS(kStatusGroup_ASRC, 2),
 kStatus_ASRCConfigureFailed = MAKE_STATUS(kStatusGroup_ASRC, 3),
 kStatus_ASRCConvertError = MAKE_STATUS(kStatusGroup_ASRC, 4),
 kStatus ASRCNotSupport = MAKE STATUS(kStatusGroup ASRC, 5),
 kStatus_ASRCQueueFull = MAKE_STATUS(kStatusGroup_ASRC, 6),
 kStatus_ASRCQueueIdle = MAKE_STATUS(kStatusGroup_ASRC, 7),
 kStatus_ASRCLoadFirmwareFailed = MAKE_STATUS(kStatusGroup_ASRC, 8),
 kStatus_ASRCResamplerConfigureFailed = MAKE_STATUS(kStatusGroup_ASRC, 9),
 kStatus ASRCPrefilterConfigureFailed = MAKE STATUS(kStatusGroup ASRC, 10) }
    ASRC return status, _asrc_status.
enum _asrc_context {
 kASRC Context0 = 0,
 kASRC Context1 = 1,
 kASRC_Context2 = 2,
```

```
kASRC Context3 = 3 }
    asrc context id
enum {
  kASRC_ContextOInputFifoOverflow = 1U,
 kASRC_Context1InputFifoOverflow = 1U << 1U,
 kASRC Context2InputFifoOverflow = 1U << 2U,
  kASRC\_Context3InputFifoOverflow = 1U << 3U,
 kASRC_Context0OutFifoReadEmpty = 1U << 4U,
 kASRC Context1OutFifoReadEmpty = 1U << 5U,
 kASRC Context2OutFifoReadEmpty = 1U << 6U,
 kASRC_Context3OutFifoReadEmpty = 1U << 7U,
 kASRC_Context0RunStopDone = 1U << 8U,
 kASRC_Context1RunStopDone = 1U << 9U,
 kASRC_Context2RunStopDone = 1U << 10U,
 kASRC Context3RunStopDone = 1U << 11U,
 kASRC_ContextAllInterruptStatus = 0xFFFU }
    The ASRC interrupt enable flag, _asrc_interrupt_mask.

    enum {

  kASRC_FifoStatusInputFifoWatermarkFlag,
  kASRC FifoStatusOutputFifoWatermarkFlag }
    ASRC fifo status, _asrc_fifo_status.
• enum asrc data endianness {
  kASRC_DataEndianLittle = 0U,
  kASRC_DataEndianBig = 1U }
    arsc data endianness
enum _asrc_data_width {
  kASRC DataWidth32Bit = 3U,
 kASRC_DataWidth24Bit = 2U,
 kASRC_DataWidth20Bit = 1U,
 kASRC_DataWidth16Bit = 0U }
    data width
enum _asrc_data_type {
  kASRC_DataTypeInteger = 0U,
  kASRC_DataTypeFloat = 1U }
    data type
enum _asrc_data_sign {
  kASRC DataSigned = 0U,
 kASRC DataUnsigned = 1U }
    sign extension
enum _asrc_sampleBuffer_init_mode {
  kASRC SampleBufferNoPreFillOnInit = 0U,
 kASRC_SampleBufferFillFirstSampleOnInit,
 kASRC_SampleBufferFillZeroOnInit = 2U }
    asrc prefilter and resampler sample buffer init mode
enum _asrc_sampleBuffer_stop_mode {
 kASRC_SampleBufferFillLastSampleOnStop,
 kASRC_SampleBufferFillZeroOnStop = 1U }
```

```
asrc prefilter and resampler sample buffer stop mode
enum _asrc_prefilter_stage1_result {
  kASRC_PrefilterStage1ResultInt = 0U,
 kASRC_PrefilterStage1ResultFloat = 1U }
    ASRC prefilter stage1 result format.
• enum asrc resampler taps {
  kASRC_ResamplerTaps_32 = 32U,
  kASRC_ResamplerTaps_64 = 64U,
  kASRC_ResamplerTaps_ 128 = 128U }
    ASRC resampler taps.
• enum {
  kASRC_SampleRate_8000 = 8000,
  kASRC_SampleRate_11025 = 11025
  kASRC SampleRate 12000 = 12000,
 kASRC_SampleRate_16000 = 16000,
 kASRC_SampleRate_22050 = 22050,
 kASRC_SampleRate_24000 = 24000,
 kASRC SampleRate 32000 = 32000,
  kASRC SampleRate 44100 = 44100,
 kASRC SampleRate 48000 = 48000,
 kASRC_SampleRate_64000 = 64000,
 kASRC SampleRate 88200 = 88200,
 kASRC_SampleRate_96000 = 96000,
 kASRC_SampleRate_128000 = 128000,
  kASRC SampleRate 176400 = 176400,
 kASRC_SampleRate_192000 = 192000,
  kASRC_SampleRate_256000 = 256000,
 kASRC_SampleRate_352800 = 352800,
 kASRC SampleRate 384000 = 384000,
 kASRC SampleRate 768000 = 768000 }
    ASRC support sample rate, _asrc_sample_rate.
```

Driver version

• #define FSL_ASRC_DRIVER_VERSION (MAKE_VERSION(2, 0, 6)) *Version 2.0.6.*

Initialization and deinitialization

- uint32_t ASRC_GetInstance (ASRC_Type *base)
 Get instance number of the ASRC peripheral.
 void ASRC_Init (ASRC_Type *base)
 brief Initializes the asrc peripheral.
- void ASRC_Deinit (ASRC_Type *base)

 De-initializes the ASRC peripheral.

- void ASRC GetContextDefaultConfig (asrc context config t *config, uint32 t channels, uint32 t inSampleRate, uint32 t outSampleRate)
 - ASRC get context default configuration.
- status_t ASRC_SetContextConfig (ASRC_Type *base, asrc_context_t context, asrc_context_config t *config)
 - ASRC configure context.
- status t ASRC SetContextOutputConfig (ASRC Type *base, asrc context t context, asrc contextoutput config t *config)
 - ASRC configure context output.
- status_t ASRC_SetContextInputConfig (ASRC_Type *base, asrc_context_t context_asrc_context_input config t *config)
 - ASRC configure context input.
- static void ASRC_EnableContextRun (ASRC_Type *base, asrc_context_t context, bool enable) ASRC context enable run.
- static void ASRC_EnableContextRunStop (ASRC_Type *base, asrc_context_t context, bool enable) ASRC context enable run stop.
- static void ASRC_EnableContextInDMA (ASRC_Type *base, asrc_context_t context, bool enable) ASRC context input DMA request enable.
- static void ASRC_EnableContextOutDMA (ASRC_Type *base, asrc_context_t context, bool enable)
 - ASRC context output DMA request enable.
- static void ASRC EnablePreFilterBypass (ASRC_Type *base, asrc_context_t context, bool bypass) ASRC prefilter bypass mode This function enable or disable the ASRC prefilter bypass mode.
- static void ASRC_EnableResamplerBypass (ASRC_Type *base, asrc_context_t context, bool bypass)
 - ASRC resampler bypass mode This function enable or disable the ASRC resampler bypass mode.
- static void ASRC SetContextChannelNumber (ASRC Type *base, asrc context t context, uint32 t channels)
 - ASRC set context channel number.
- uint32_t ASRC_GetContextOutSampleSize (uint32_t inSampleRate, uint32_t inSamplesSize, uint32 t inWidth, uint32 t outSampleRate, uint32 t outWidth)
 - ASRC get output sample count.

Interrupts

- static void ASRC_EnableInterrupt (ASRC_Type *base, uint32_t mask)
 - ASRC interrupt enable This function enable the ASRC interrupt with the provided mask.
- static void ASRC_DisableInterrupt (ASRC_Type *base, uint32_t mask)
 - ASRC interrupt disable This function disable the ASRC interrupt with the provided mask.

Status

- static uint32_t ASRC_GetInterruptStatus (ASRC_Type *base)
 - Gets the ASRC interrupt status flag state.
- static void ASRC_ClearInterruptStatus (ASRC_Type *base, uint32_t status) clear the ASRC interrupt status flag state.
- static uint32_t ASRC_GetFifoStatus (ASRC_Type *base, asrc_context_t context)

Gets the ASRC fifo status flag.

fifo Operations

- static void ASRC_WriteContextFifo (ASRC_Type *base, asrc_context_t context, uint32_t data) write the ASRC context fifo.
- static uint32_t ASRC_ReadContextFifo (ASRC_Type *base, asrc_context_t context) read the ASRC context fifo.
- static uint32_t ASRC_GetWriteContextFifoAddr (ASRC_Type *base, asrc_context_t context) Get ASRC write fifo address.
- static uint32_t ASRC_GetReadContextFifoAddr (ASRC_Type *base, asrc_context_t context) Get the ASRC read context fifo address.
- uint32_t ASRC_ReadFIFORemainedSample (ASRC_Type *base, asrc_context_t context, uint32_t *outAddr, uint32_t outWidth, uint32_t sampleCount)

Get the ASRC read fifo remained samples.

Transactional

status_t ASRC_TransferBlocking (ASRC_Type *base, asrc_context_t context, asrc_transfer_t *xfer)

ASRC blocking convert audio sample rate.

7.2.2 Data Structure Documentation

7.2.2.1 struct asrc data format

Data Fields

- uint8_t dataPosition
 - context input data sample position
- asrc_data_endianness_t dataEndianness
- context input data endiannessasrc data width t dataWidth
 - context input data width
- asrc_data_type_t dataType
- context input data typeasrc_data_sign_t dataSign

context input data signed or unsigned

7.2.2.2 struct asrc access ctrl

The interleave patter is controlled using 3 register fields: GROUP_LENGTH, ACCESS_LENGTH, ITE-RATIONIS. This is intended to support hardware configurations which distribute a single context across samples from multiple audio sources. Take a example as below: accessGroupLen = 6, the sample group

length is 6 samples accessIterations = 2, the 2 sequential ACCESS_LENGTH read from single source accessLen = 2, the 2 samples fetch from one source.

Data Fields

- uint8 t accessIterations
 - number of sequential fetches per source
- uint8_t accessGroupLen
 - number of channels in a context
- uint8_t accessLen

number of channels per source1

7.2.2.3 struct _asrc_context_input_config

Data Fields

- uint32_t sampleRate
 - input audio data sample rate
- uint8_t watermark
 - input water mark per samples
- asrc_access_ctrl_t accessCtrl
 - input access control
- asrc data format t dataFormat

input data format

7.2.2.4 struct _asrc_context_output_config

Data Fields

- uint32_t sampleRate
 - output audio data sample rate
- uint8_t watermark
 - output water mark per samples
- asrc_access_ctrl_t accessCtrl
 - output access control
- asrc_data_format_t dataFormat
 - output data format
- bool enableDither
 - output path contains a TPDF dither function.
- bool enableIEC60958
 - output IEC60958 bit field insertion enable

Field Documentation

(1) bool asrc context output config::enableDither

The dither function support all fixed output modes(16, 20, 24, 32bits) dither is not supported in 32bit floating point output mode

7.2.2.5 struct asrc_context_prefilter_config

Data Fields

- asrc_sampleBuffer_init_mode_t initMode prefilter initial mode
- asrc_sampleBuffer_stop_mode_t stopMode prefilter stop mode
- asrc_prefilter_stage1_result_t stage1Result stage1 data store format
- uint32_t filterSt1Taps
 - prefilter stage1 taps
- uint32_t filterSt2Taps
 - prefilter stage2 taps
- uint32_t filterSt1Exp
 - prefilter stage1 expansion factor
- const uint32_t * filterCoeffAddress
 - prefilter coeff address

7.2.2.6 struct _asrc_context_resampler_config

Data Fields

- asrc_sampleBuffer_init_mode_t initMode initial mode
- asrc_sampleBuffer_stop_mode_t stopMode resampler stop mode
- asrc_resampler_taps_t tap
 - resampleer taps
- uint32 t filterPhases
 - interpolation phases
- uint64_t filterCenterTap
 - interpolation center tap
- const uint32_t * filterCoeffAddress
 - interpolation coeff address

7.2.2.7 struct asrc context config

Data Fields

- uint8 t contextChannelNums
 - context channel numbers
- asrc_context_input_config_t contextInput
 - context input configuration
- asrc_context_output_config_t contextOutput
 - context output configuration
- asrc_context_prefilter_config_t contextPrefilter
 - context pre filter configuration
- asrc_context_resampler_config_t contextResampler

7.2.2.8 struct asrc transfer

Data Fields

- uint32 t * inDataAddr
 - address of audio data to be converted
- uint32_t inDataSize
 - size of the audio data
- uint32 t * outDataAddr
 - address of audio data that is been converted
- uint32 t outDataSize
 - size of the audio data

7.2.3 **Typedef Documentation**

7.2.3.1 typedef struct _asrc_access_ctrl asrc_access_ctrl_t

The interleave patter is controlled using 3 register fields: GROUP_LENGTH, ACCESS_LENGTH, ITE-RATIONIS. This is intended to support hardware configurations which distribute a single context across samples from multiple audio sources. Take a example as below: accessGroupLen = 6, the sample group length is 6 samples accessIterations = 2, the 2 sequential ACCESS_LENGTH read from single source accessLen = 2, the 2 samples fetch from one source.

Enumeration Type Documentation

7.2.4.1 anonymous enum

Enumerator

kStatus ASRCIdle ASRC is idle.

kStatus_ASRCBusy ASRC is busy.

kStatus_ASRCInvalidArgument ASRC invalid argument.

kStatus_ASRCConfigureFailed ASRC configure failed.

kStatus ASRCConvertError ASRC convert error failed.

kStatus ASRCNotSupport ASRC not support.

kStatus_ASRCQueueFull ASRC queue full.

kStatus_ASRCQueueIdle ASRC quue idle.

kStatus ASRCLoadFirmwareFailed ASRC load firmware failed.

kStatus_ASRCResamplerConfigureFailed ASRC resampler configured failed.

kStatus_ASRCPrefilterConfigureFailed ASRC prefilter configured failed.

7.2.4.2 enum _asrc_context

Enumerator

kASRC_Context0 Context 0 value.kASRC_Context1 Context 1 value.kASRC_Context2 Context 2 value.kASRC_Context3 Context 3 value.

7.2.4.3 anonymous enum

Enumerator

kASRC_Context0InputFifoOverflow context 0 input fifo overflow context 1 input fifo overflow kASRC Context1InputFifoOverflow kASRC_Context2InputFifoOverflow context 2 input fifo overflow kASRC_Context3InputFifoOverflow context 3 input fifo overflow kASRC_Context0OutFifoReadEmpty context 0 out fifo read empty kASRC_Context1OutFifoReadEmpty context 1 out fifo read empty kASRC_Context2OutFifoReadEmpty context 2 out fifo read empty kASRC_Context3OutFifoReadEmpty context 3 out fifo read empty kASRC_Context0RunStopDone context 0 run stop done interrupt kASRC Context1RunStopDone context 1 run stop done interrupt kASRC_Context2RunStopDone context 2 run stop done interrupt kASRC_Context3RunStopDone context 3 run stop done interrupt kASRC ContextAllInterruptStatus all the context interrupt status

7.2.4.4 anonymous enum

Enumerator

kASRC_FifoStatusInputFifoWatermarkFlag input water mark flag raised kASRC_FifoStatusOutputFifoWatermarkFlag output water mark flag raised

7.2.4.5 enum _asrc_data_endianness

Enumerator

kASRC_DataEndianLittle context data little endiankASRC_DataEndianBig context data big endian

7.2.4.6 enum _asrc_data_width

Enumerator

kASRC DataWidth32Bit data width 32bit

kASRC_DataWidth24Bit data width 24bitkASRC_DataWidth20Bit data width 20bitkASRC_DataWidth16Bit data width 16bit

7.2.4.7 enum _asrc_data_type

Enumerator

kASRC_DataTypeInteger data type intkASRC_DataTypeFloat data type float, single precision floating point format

7.2.4.8 enum _asrc_data_sign

Enumerator

kASRC_DataSigned input data is signed *kASRC_DataUnsigned* input data is unsinged

7.2.4.9 enum _asrc_sampleBuffer_init_mode

Enumerator

kASRC_SampleBufferNoPreFillOnInit do not pre-fill

kASRC_SampleBufferFillFirstSampleOnInit replicate the first sample to fill the right half of the sample buffer

kASRC_SampleBufferFillZeroOnInit zero fill the right half og the sample buffer

7.2.4.10 enum _asrc_sampleBuffer_stop_mode

Enumerator

kASRC_SampleBufferFillLastSampleOnStop replicate the last sample to fill the left half of the sample buffer

kASRC_SampleBufferFillZeroOnStop zero fill the left half of the sample buffer

7.2.4.11 enum asrc prefilter stage1 result

Enumerator

kASRC_PrefilterStage1ResultInt prefilter stage1 results are stored in 32 bit int format kASRC_PrefilterStage1ResultFloat prefilter stage1 results are stored in 32 bit float format

7.2.4.12 enum _asrc_resampler_taps

Enumerator

```
kASRC_ResamplerTaps_32 resampler taps 32kASRC_ResamplerTaps_64 resampler taps 64kASRC_ResamplerTaps_128 resampler taps 128
```

7.2.4.13 anonymous enum

Enumerator

```
kASRC SampleRate 8000 8K sample rate
kASRC_SampleRate_11025 11025 sample rate
kASRC_SampleRate_12000 12K sample rate
kASRC SampleRate 16000 16K sample rate
kASRC_SampleRate_22050 22.05K sample rate
kASRC_SampleRate_24000 24K sample rate
kASRC_SampleRate_32000 32K sample rate
kASRC SampleRate 44100 44.1K sample rate
kASRC SampleRate 48000 48K sample rate
kASRC_SampleRate_64000 64K sample rate
kASRC_SampleRate_88200 88.2K sample rate
kASRC SampleRate 96000 96K sample rate
kASRC_SampleRate_128000 128K sample rate
kASRC SampleRate 176400 176K sample rate
kASRC_SampleRate_192000
                          256K sample rate
kASRC SampleRate 256000
                          256K sample rate
kASRC_SampleRate_352800
                          352.8K sample rate
kASRC_SampleRate_384000
                          384K sample rate
kASRC SampleRate 768000 768K sample rate
```

7.2.5 Function Documentation

7.2.5.1 uint32 t ASRC GetInstance (ASRC Type * base)

Parameters

base	ASRC base pointer.
------	--------------------

7.2.5.2 void ASRC_Init (ASRC_Type * base)

This API gates the asrc clock. The asrc module can't operate unless ASRC_Init is called to enable the clock.

param base asrc base pointer.

7.2.5.3 void ASRC_Deinit (ASRC_Type * base)

This API gates the ASRC clock and disable ASRC module. The ASRC module can't operate unless ASRC_Init

Parameters

base	ASRC base pointer.
------	--------------------

7.2.5.4 void ASRC_GetContextDefaultConfig (asrc_context_config_t * config, uint32_t channels, uint32_t inSampleRate, uint32_t outSampleRate)

Parameters

config	ASRC context configuration pointer.
channels	input audio data channel numbers.
inSampleRate	input sample rate.
outSampleRate	output sample rate.

7.2.5.5 status_t ASRC_SetContextConfig (ASRC_Type * base, asrc_context_t context, asrc_context_config_t * config)

Parameters

base	ASRC base pointer.
context	index of asrc context, reference asrc_context_t.
config	ASRC context configuration pointer.

Return values

kStatus_InvalidArgument	invalid parameters.	kStatus_ASRCConfigureFailed context configure
	failed. kStatus_Success context configure success.	

7.2.5.6 status_t ASRC_SetContextOutputConfig (ASRC_Type * base, asrc_context_t context, asrc_context_output_config_t * config_)

Parameters

base	ASRC base pointer.
context	index of asrc context, reference asrc_context_t.
config	ASRC context output configuration pointer.

7.2.5.7 status_t ASRC_SetContextInputConfig (ASRC_Type * base, asrc_context_t context, asrc_context_input_config_t * config_)

Parameters

base	ASRC base pointer.
context	index of asrc context, reference asrc_context_t.
config	ASRC context input configuration pointer.

7.2.5.8 static void ASRC_EnableContextRun (ASRC_Type * base, asrc_context_t context, bool enable) [inline], [static]

All control fileds associated with a context must be stable prior to setting context run enable.

Parameters

base	ASRC base pointer.
context	ASRC context index.
enable	true is enable, inform the datapath begin processing sample data for the context. false is disable, data processing will halt immediately.

7.2.5.9 static void ASRC_EnableContextRunStop (ASRC_Type * base, asrc_context_t context, bool enable) [inline], [static]

This function used to flush the ASRC pipeline and completely end processing for a context.

base	ASRC base pointer.
context	ASRC context index.
enable	true is enable, false is disable.

7.2.5.10 static void ASRC_EnableContextInDMA (ASRC_Type * base, asrc_context_t context, bool enable) [inline], [static]

Parameters

base	ASRC base pointer.
context	ASRC context index.
enable	true is enable, false is disable.

7.2.5.11 static void ASRC_EnableContextOutDMA (ASRC_Type * base, asrc_context_t context, bool enable) [inline], [static]

Parameters

base	ASRC base pointer.
context	ASRC context index.
enable	true is enable, false is disable.

7.2.5.12 static void ASRC_EnablePreFilterBypass (ASRC_Type * base, asrc_context_t context, bool bypass) [inline], [static]

Parameters

base	ASRC peripheral base address.
context	context processor number.
bypass	true is bypass, false is normal mode.

7.2.5.13 static void ASRC_EnableResamplerBypass (ASRC_Type * base, asrc_context_t context, bool bypass) [inline], [static]

base	ASRC peripheral base address.
context	context processor number.
bypass	true is bypass, false is normal mode.

7.2.5.14 static void ASRC_SetContextChannelNumber (ASRC_Type * base, asrc_context_t context, uint32_t channels) [inline], [static]

Note: The maximum channel number in one context can not exceed 32.

Parameters

base	ASRC peripheral base address.
context	context number.
channels	channel number, should <= 32.

7.2.5.15 uint32 t ASRC GetContextOutSampleSize (uint32 t inSampleRate, uint32 t inSamplesSize, uint32 t inWidth, uint32 t outSampleRate, uint32 t outWidth)

Parameters

inSampleRate	output sample rate.
inSamplesSize	input sample rate.
inWidth	input samples buffer size, the size of buffer should be converted to align with 4 byte .
outSampleRate	input sample width.
outWidth	Output width.

Return values

output	samples size.
--------	---------------

7.2.5.16 static void ASRC_EnableInterrupt (ASRC_Type * base, uint32_t mask) [inline], [static]

base	ASRC peripheral base address.
mask	The interrupts to enable. Logical OR of _asrc_interrupt_mask.

7.2.5.17 static void ASRC_DisableInterrupt (ASRC_Type * base, uint32_t mask) [inline], [static]

Parameters

base	ASRC peripheral base address.
mask	The interrupts to disable. Logical OR of _asrc_interrupt_mask.

7.2.5.18 static uint32 t ASRC_GetInterruptStatus (ASRC_Type * base) [inline], [static]

Parameters

base	ASRC base pointer

Returns

ASRC Tx status flag value. Use the Status Mask to get the status value needed.

7.2.5.19 static void ASRC_ClearInterruptStatus (ASRC_Type * base, uint32_t status) [inline], [static]

Parameters

base	ASRC base pointer
status	status flag to be cleared.

7.2.5.20 static uint32_t ASRC_GetFifoStatus (ASRC_Type * base, asrc_context_t context) [inline], [static]

base	ASRC base pointer
context	context id

7.2.5.21 static void ASRC_WriteContextFifo (ASRC_Type * base, asrc_context_t context, uint32_t data) [inline], [static]

Parameters

base	ASRC base pointer.
context	context id.
data	data to write.

7.2.5.22 static uint32_t ASRC_ReadContextFifo (ASRC_Type * base, asrc_context_t context) [inline], [static]

Parameters

base	ASRC base pointer.
context	context id.

Return values

read	data.

7.2.5.23 static uint32_t ASRC_GetWriteContextFifoAddr (ASRC_Type * base, asrc_context_t context) [inline],[static]

Parameters

base	ASRC base pointer.
context	context id.

Return values

7.2.5.24 static uint32_t ASRC_GetReadContextFifoAddr (ASRC_Type * base, asrc_context_t context) [inline], [static]

Parameters

base	ASRC base pointer.
context	context id.

Return values

read	fifo address.
------	---------------

7.2.5.25 uint32_t ASRC_ReadFIFORemainedSample (ASRC_Type * base, asrc_context_t context, uint32_t * outAddr, uint32_t outWidth, uint32_t sampleCount)

Since the DMA request will be triggered only when the sample group in read fifo is bigger then the watermark, so when the data size cannot be divisible by the (watermark + 1), then part of sample will left in read fifo, application should call this api to get the left samples.

Parameters

base	ASRC base pointer.
context	context id.
outAddr	address to receive remained sample in read fifo.
outWidth	output data width.
sampleCount	specify the read sample count.

Return values

sample	counts actual read from output fifo.
--------	--------------------------------------

7.2.5.26 status_t ASRC_TransferBlocking (ASRC_Type * base, asrc_context_t context, asrc_transfer_t * xfer)

This function depends on the configuration of input and output, so it should be called after the ASRC_SetContextConfig. The data format it supports: 1.16bit 16bit per sample in input buffer, input buffer

size should be calculate as: samples 2U output buffer size can be calculated by call function ASRC_GetContextOutSampleSize, the parameter outWidth should be 2 2.20bit 24bit per sample in input buffer, input buffer size should be calculate as: samples 3U output buffer size can be calculated by call function ASRC_GetContextOutSampleSize, the outWidth should be 3. 3.24bit 24bit per sample in input buffer, input buffer size should be calculate as: samples * 3U output buffer size can be calculated by call function ASRC_GetContextOutSampleSize, the outWidth should be 3. 4.32bit 32bit per sample in input buffer, input buffer size should be calculate as: samples * 4U output buffer size can be calculated by call function ASRC_GetContextOutSampleSize, the outWidth should be 4.

Parameters

base	ASRC base pointer.
context	context id.
xfer	.xfer configuration.

Return values

kStatus_Success.	
------------------	--

7.3 ASRC SDMA Driver

7.3.1 Overview

Data Structures

- struct _asrc_p2p_sdma_config destination peripheral configuration More...
- struct _asrc_sdma_in_handle

ASRC sdma in handle. More...

struct _asrc_sdma_out_handle

ASRC sdma out handle. More...

• struct _asrc_sdma_handle

ASRC DMA transfer handle, users should not touch the content of the handle. More...

Macros

• #define ASRC_XFER_IN_QUEUE_SIZE 4U ASRC xfer queue size.

Typedefs

- typedef struct _asrc_sdma_handle asrc_sdma_handle_t
 - ASRC sdma handle prototype.
- typedef void(* asrc_sdma_callback_t)(ASRC_Type *base, asrc_sdma_handle_t *handle, status_t status, void *userData)

ASRC SDMA transfer callback function for finish and error.

- typedef void(* asrc_start_peripheral_t)(bool start)
 - ASRC trigger peripheral function pointer.
- typedef struct

```
_asrc_p2p_sdma_config asrc_p2p_sdma_config_t
```

destination peripheral configuration

- typedef struct _asrc_sdma_in_handle asrc_sdma_in_handle_t
 - ASRC sdma in handle.
- typedef struct

```
_asrc_sdma_out_handle_asrc_sdma_out_handle_t
```

ASRC sdma out handle.

Driver version

• #define FSL_ASRC_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 0, 3)) *Version 2.0.3.*

ASRC SDMA Transactional

- void ASRC_TransferInCreateHandleSDMA (ASRC_Type *base, asrc_sdma_handle_t *handle, asrc_sdma_callback_t callback, sdma_handle_t *dmaHandle, uint32_t eventSource, asrc_context_t context, const asrc_p2p_sdma_config_t *periphConfig, void *userData)
 Initializes the ASRC input SDMA handle.
- void ASRC_TransferOutCreateHandleSDMA (ASRC_Type *base, asrc_sdma_handle_t *handle, asrc_sdma_callback_t callback, sdma_handle_t *dmaHandle, uint32_t eventSource, asrc_context_t context, const asrc_p2p_sdma_config_t *periphConfig, void *userData)
 Initializes the ASRC output SDMA handle.
- status_t ASRC_TransferSetContextConfigSDMA (ASRC_Type *base, asrc_sdma_handle_-t *handle, asrc_context_config_t *asrcConfig)
- Configures the ASRC context.

 status_t ASRC_TransferSDMA (ASRC_Type *base, asrc_sdma_handle_t *handle, asrc_transfer_t *xfer)

Performs a non-blocking ASRC transfer using DMA.

- void ASRC_TransferAbortInSDMA (ASRC_Type *base, asrc_sdma_handle_t *handle)

 Aborts a ASRC in transfer using SDMA.
- void ASRC_TransferAbortOutSDMA (ASRC_Type *base, asrc_sdma_handle_t *handle) brief Aborts a ASRC out transfer using SDMA.

7.3.2 Data Structure Documentation

7.3.2.1 struct asrc p2p sdma config

Data Fields

- uint32_t eventSource
 - peripheral event source
- uint8_t watermark

peripheral watermark

- uint8_t channel
 - peripheral channel number
- uint8 t fifoWidth
 - peripheral fifo width
- bool enableContinuous

true is the amount of samples to be transferred is unknown and script will keep on transferring as long as both events are detected and script must be stopped by application, false is The amount of samples to be transferred is equal to the count field of mode word

• asrc start peripheral t startPeripheral

trigger peripheral start

7.3.2.2 struct asrc sdma in handle

Data Fields

• sdma handle t * sdmaHandle

DMA handler for ASRC.

• uint32 t eventSource

ASRC event source number.

asrc_sdma_callback_t callback

Callback for users while transfer finish or error occurs.

void * userData

User callback parameter.

sdma_buffer_descriptor_t bdPool [ASRC_XFER_IN_QUEUE_SIZE]

BD pool for SDMA transfer.

uint8_t asrcInWatermark

The transfer data count in a DMA request.

• uint8_t bytesPerSample

Bytes in a sample.

• uint32 t * asrcQueue [ASRC XFER IN QUEUE SIZE]

Transfer queue storing queued transfer.

• size_t sdmaTransferSize [ASRC_XFER_IN_QUEUE_SIZE]

Data bytes need to transfer.

• volatile uint8 t queueUser

Index for user to queue transfer.

• volatile uint8 t queueDriver

Index for driver to get the transfer data and size.

• const asrc_p2p_sdma_config_t * peripheralConfig

peripheral configuration

• uint32 t state

Internal state for ASRC SDMA transfer.

Field Documentation

- (1) sdma_buffer_descriptor_t asrc sdma in handle::bdPool[ASRC_XFER_IN_QUEUE_SIZE]
- (2) uint32_t*_asrc_sdma_in_handle::asrcQueue[ASRC_XFER_IN_QUEUE_SIZE]
- (3) volatile uint8_t _asrc_sdma_in handle::queueUser

7.3.2.3 struct asrc sdma out handle

Data Fields

• sdma handle t * sdmaHandle

DMA handler for ASRC.

void * userData

User callback parameter.

• uint32 t state

Internal state for ASRC SDMA transfer.

• uint8_t bytesPerSample

Bytes in a sample.

• uint32 t eventSource

ASRC event source number.

asrc sdma callback t callback

Callback for users while transfer finish or error occurs.

• uint8 t asrcOutWatermark

The transfer data count in a DMA request.

- sdma buffer descriptor t bdPool [ASRC XFER OUT QUEUE SIZE]
 - BD pool for SDMA transfer.
- uint32_t * asrcQueue [ASRC_XFER_OUT_QUEUE_SIZE]

Transfer queue storing queued transfer.

• size t sdmaTransferSize [ASRC XFER OUT QUEUE SIZE]

Data bytes need to transfer.

• volatile uint8_t queueUser

Index for user to queue transfer.

• volatile uint8_t queueDriver

Index for driver to get the transfer data and size.

- const asrc_p2p_sdma_config_t * peripheralConfig
- peripheral configuration
- uint32 t nonAlignSize

non align size

void * nonAlignAddr

non align address

Field Documentation

- (1) sdma_buffer_descriptor_t asrc sdma out handle::bdPool[ASRC XFER OUT QUEUE SIZE]
- (2) uint32 t* asrc sdma out handle::asrcQueue[ASRC XFER OUT QUEUE SIZE]
- (3) volatile uint8_t _asrc_sdma_out_handle::queueUser

7.3.2.4 struct asrc sdma handle

Data Fields

- asrc sdma in handle tinDMAHandle
 - input dma handle
- asrc sdma out handle toutDMAHandle

output dma handle

asrc_context_t context

ASRC context number.

• uint8_t dataChannels

ASRC process data channel number.

7.3.3 Function Documentation

7.3.3.1 void ASRC_TransferInCreateHandleSDMA (ASRC_Type * base, asrc sdma handle t * handle, asrc sdma callback t callback, sdma handle t * dmaHandle, uint32 t eventSource, asrc_context_t context, const asrc p2p sdma config t * periphConfig, void * userData)

This function initializes the ASRC input DMA handle, which can be used for other ASRC transactional APIs. Usually, for a specified ASRC context, call this API once to get the initialized handle.

base	ASRC base pointer.
handle	ASRC SDMA handle pointer.
base	ASRC peripheral base address.
callback	Pointer to user callback function.
dmaHandle	SDMA handle pointer, this handle shall be static allocated by users.
eventSource	ASRC input sdma event source.
context	ASRC context number.
periphConfig	peripheral configurations, used for case.
userData	User parameter passed to the callback function.

7.3.3.2 void ASRC TransferOutCreateHandleSDMA (ASRC Type * base, asrc_sdma_handle_t * handle, asrc_sdma_callback_t callback, sdma_handle_t * dmaHandle, uint32 t eventSource, asrc_context_t context, const asrc_p2p_sdma_config_t * periphConfig, void * userData)

This function initializes the ASRC out DMA handle, which can be used for other ASRC transactional APIs. Usually, for a specified ASRC context, call this API once to get the initialized handle.

Parameters

base	ASRC base pointer.
handle	ASRC SDMA handle pointer.
callback	ASRC outcallback.
dmaHandle	SDMA handle pointer, this handle shall be static allocated by users.
eventSource	ASRC output event source.
context	ASRC context number.
periphConfig	peripheral configurations, used for case.
userData	User parameter passed to the callback function.

7.3.3.3 status_t ASRC TransferSetContextConfigSDMA (ASRC Type * base, asrc_sdma_handle_t * handle, asrc_context_config_t * asrcConfig_)

base	ASRC base pointer.
handle	ASRC SDMA handle pointer.
asrcConfig	asrc context configurations.

7.3.3.4 status_t ASRC_TransferSDMA (ASRC_Type * base, asrc_sdma_handle_t * handle, asrc_transfer_t * xfer)

Parameters

base	ASRC base pointer.
handle	ASRC SDMA handle pointer.
xfer	ASRC xfer configurations pointer.

Return values

kStatus_Success	Start a ASRC SDMA send successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_TxBusy	ASRC is busy sending data.

7.3.3.5 void ASRC_TransferAbortInSDMA (ASRC_Type * base, asrc_sdma_handle_t * handle)

Parameters

base	ASRC base pointer.
handle	ASRC SDMA handle pointer.

7.3.3.6 void ASRC_TransferAbortOutSDMA (ASRC_Type * base, asrc_sdma_handle_t * handle)

param base ASRC base pointer. param handle ASRC SDMA handle pointer.

Chapter 8

ECSPI: Enhanced Configurable Serial Peripheral Interface **Driver**

Overview 8.1

Modules

- ECSPI CMSIS Driver
- ECSPI Driver
- ECSPI FreeRTOS Driver
- ECSPI SDMA Driver

8.2 ECSPI Driver

8.2.1 Overview

ECSPI driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for ECSPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the SPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. ECSPI functional operation groups provide the functional API set.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional A-PI implementation and write a custom code. All transactional APIs use the spi_handle_t as the first parameter. Initialize the handle by calling the SPI_MasterTransferCreateHandle() or SPI_SlaveTransferCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions SPI_MasterTransferNon-Blocking() and SPI_SlaveTransferNonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus_SPI_Idle status.

8.2.2 Typical use case

8.2.2.1 SPI master transfer using polling method

Refer to the driver examples codes located at <SDK ROOT>/boards/<BOARD>/driver examples/ecspi

8.2.2.2 SPI master transfer using an interrupt method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/ecspi

Data Structures

- struct _ecspi_channel_config
 - ECSPI user channel configure structure. More...
- struct _ecspi_master_config
 - ECSPI master configure structure. More...
- struct _ecspi_slave_config
 - ECSPI slave configure structure. More...
- struct _ecspi_transfer
 - ECSPI transfer structure. More...
- struct _ecspi_master_handle

ECSPI master handle structure. More...

Macros

• #define ECSPI_DUMMYDATA (0x00U)

ECSPI dummy transfer data, the data is sent while txBuff is NULL.

 #define SPI_RETRY_TIMES OU /* Define to zero means keep waiting until the flag is assert/deassert. */

Retry times for waiting flag.

Typedefs

• typedef enum _ecspi_clock_phase ecspi_clock_phase_t

ECSPI clock phase configuration.typedef enum _ecspi_data_ready ecspi_Data_ready_t

ECSPI SPI_RDY signal configuration.

• typedef enum _ecspi_channel_source ecspi_channel_source_t

ECSPI channel select source.

typedef enum

```
_ecspi_master_slave_mode ecspi_master_slave_mode_t
```

ECSPI master or slave mode configuration.

• typedef enum

```
_ecspi_data_line_inactive_state_t ecspi_data_line_inactive_state_t
```

ECSPI data line inactive state configuration.

typedef enum

```
ecspi clock inactive state t ecspi clock inactive state t
```

ECSPI clock inactive state configuration.

typedef enum

```
_ecspi_chip_select_active_state_t ecspi_chip_select_active_state_t
```

ECSPI active state configuration.

• typedef enum

```
ecspi sample period clock source ecspi sample period clock source t
```

ECSPI sample period clock configuration.

• typedef struct

```
_ecspi_channel_config ecspi_channel_config_t
```

ECSPI user channel configure structure.

typedef struct _ecspi_master_config ecspi_master_config_t

ECSPI master configure structure.

• typedef struct _ecspi_slave_config ecspi_slave_config_t

ECSPI slave configure structure.

typedef struct _ecspi_transfer ecspi_transfer_t

ECSPI transfer structure.

• typedef ecspi_master_handle_t ecspi_slave_handle_t

Slave handle is the same with master handle.

• typedef void(* ecspi_master_callback_t)(ECSPI_Type *base, ecspi_master_handle_t *handle, status_t status, void *userData)

ECSPI master callback for finished transmit.

• typedef void(* ecspi_slave_callback_t)(ECSPI_Type *base, ecspi_slave_handle_t *handle, status_t

```
status, void *userData)

ECSPI slave callback for finished transmit.
```

Enumerations

```
• enum {
 kStatus_ECSPI_Busy = MAKE_STATUS(kStatusGroup_ECSPI, 0),
 kStatus ECSPI Idle = MAKE STATUS(kStatusGroup ECSPI, 1),
 kStatus_ECSPI_Error = MAKE_STATUS(kStatusGroup_ECSPI, 2),
 kStatus_ECSPI_HardwareOverFlow = MAKE_STATUS(kStatusGroup_ECSPI, 3),
 kStatus ECSPI Timeout = MAKE STATUS(kStatusGroup ECSPI, 4) }
    Return status for the ECSPI driver.
enum _ecspi_clock_polarity {
 kECSPI_PolarityActiveHigh = 0x0U,
 kECSPI_PolarityActiveLow }
    ECSPI clock polarity configuration.
enum _ecspi_clock_phase {
 kECSPI_ClockPhaseFirstEdge,
 kECSPI_ClockPhaseSecondEdge }
    ECSPI clock phase configuration.
• enum {
 kECSPI_TxfifoEmptyInterruptEnable = ECSPI_INTREG_TEEN_MASK,
 kECSPI_TxFifoDataRequstInterruptEnable = ECSPI_INTREG_TDREN_MASK,
 kECSPI TxFifoFullInterruptEnable = ECSPI INTREG TFEN MASK,
 kECSPI_RxFifoReadyInterruptEnable = ECSPI_INTREG_RREN_MASK,
 kECSPI_RxFifoDataRequstInterruptEnable = ECSPI_INTREG_RDREN_MASK,
 kECSPI_RxFifoFullInterruptEnable = ECSPI_INTREG_RFEN_MASK,
 kECSPI RxFifoOverFlowInterruptEnable = ECSPI INTREG ROEN MASK,
 kECSPI TransferCompleteInterruptEnable = ECSPI INTREG TCEN MASK,
 kECSPI_AllInterruptEnable }
    ECSPI interrupt sources.

    enum {

 kECSPI_TxfifoEmptyFlag = ECSPI_STATREG_TE_MASK,
 kECSPI_TxFifoDataRequstFlag = ECSPI_STATREG_TDR_MASK,
 kECSPI_TxFifoFullFlag = ECSPI_STATREG_TF_MASK,
 kECSPI_RxFifoReadyFlag = ECSPI_STATREG_RR_MASK,
 kECSPI_RxFifoDataRequstFlag = ECSPI_STATREG_RDR_MASK,
 kECSPI RxFifoFullFlag = ECSPI STATREG RF MASK,
 kECSPI_RxFifoOverFlowFlag = ECSPI_STATREG_RO_MASK,
 kECSPI TransferCompleteFlag = ECSPI STATREG TC MASK }
    ECSPI status flags.
• enum {
 kECSPI_TxDmaEnable = ECSPI_DMAREG_TEDEN_MASK,
 kECSPI_RxDmaEnable = ECSPI_DMAREG_RXDEN_MASK,
 kECSPI_DmaAllEnable = (ECSPI_DMAREG_TEDEN_MASK | ECSPI_DMAREG_RXDEN_M-
```

```
ASK) }
    ECSPI DMA enable.
enum _ecspi_data_ready {
  kECSPI DataReadyIgnore = 0x0U,
  kECSPI_DataReadyFallingEdge,
  kECSPI DataReadyLowLevel }
    ECSPI SPI RDY signal configuration.
• enum _ecspi_channel_source {
  kECSPI_Channel0 = 0x0U,
  kECSPI Channel1,
 kECSPI_Channel2,
  kECSPI_Channel3 }
    ECSPI channel select source.
enum _ecspi_master_slave_mode {
  kECSPI Slave = 0U,
  kECSPI_Master }
    ECSPI master or slave mode configuration.
• enum _ecspi_data_line_inactive_state_t {
  kECSPI DataLineInactiveStateHigh = 0x0U,
 kECSPI DataLineInactiveStateLow }
    ECSPI data line inactive state configuration.
enum _ecspi_clock_inactive_state_t {
  kECSPI ClockInactiveStateLow = 0x0U,
 kECSPI ClockInactiveStateHigh }
    ECSPI clock inactive state configuration.
• enum _ecspi_chip_select_active_state_t {
  kECSPI_ChipSelectActiveStateLow = 0x0U,
  kECSPI ChipSelectActiveStateHigh }
    ECSPI active state configuration.
enum _ecspi_sample_period_clock_source {
  kECSPI_spiClock = 0x0U,
  kECSPI_lowFreqClock }
    ECSPI sample period clock configuration.
```

Functions

• uint32_t ECSPI_GetInstance (ECSPI_Type *base) Get the instance for ECSPI module.

Driver version

• #define FSL_ECSPI_DRIVER_VERSION (MAKE_VERSION(2, 3, 2)) ECSPI driver version.

Initialization and deinitialization

- void ECSPI_MasterGetDefaultConfig (ecspi_master_config_t *config)
 - *Sets the ECSPI configuration structure to default values.*
- void ECSPI_MasterInit (ECSPI_Type *base, const ecspi_master_config_t *config, uint32_t src-Clock Hz)

Initializes the ECSPI with configuration.

- void ECSPI_SlaveGetDefaultConfig (ecspi_slave_config_t *config)
 - Sets the ECSPI configuration structure to default values.
- void ECSPI SlaveInit (ECSPI Type *base, const ecspi slave config t *config)

Initializes the ECSPI with configuration.

• void ECSPI_Deinit (ECSPI_Type *base)

De-initializes the ECSPI.

• static void ECSPI_Enable (ECSPI_Type *base, bool enable)

Enables or disables the ECSPI.

Status

• static uint32_t ECSPI_GetStatusFlags (ECSPI_Type *base)

Gets the status flag.

• static void ECSPI_ClearStatusFlags (ECSPI_Type *base, uint32_t mask) Clear the status flag.

Interrupts

- static void ECSPI_EnableInterrupts (ECSPI_Type *base, uint32_t mask) Enables the interrupt for the ECSPI.
- static void ECSPI_DisableInterrupts (ECSPI_Type *base, uint32_t mask) Disables the interrupt for the ECSPI.

Software Reset

• static void ECSPI_SoftwareReset (ECSPI_Type *base) Software reset.

Channel mode check

• static bool ECSPI IsMaster (ECSPI Type *base, ecspi channel source t channel) Mode check.

DMA Control

• static void ECSPI_EnableDMA (ECSPI_Type *base, uint32_t mask, bool enable) Enables the DMA source for ECSPI.

FIFO Operation

- static uint8_t ECSPI_GetTxFifoCount (ECSPI_Type *base)
 - Get the Tx FIFO data count.
- static uint8 t ECSPI GetRxFifoCount (ECSPI Type *base)

Get the Rx FIFO data count.

Bus Operations

- static void ECSPI SetChannelSelect (ECSPI Type *base, ecspi channel source t channel) Set channel select for transfer.
- void ECSPI_SetChannelConfig (ECSPI_Type *base, ecspi_channel_source_t channel, const ecspichannel config t *config)

Set channel select configuration for transfer.

- void ECSPI_SetBaudRate (ECSPI_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz) Sets the baud rate for ECSPI transfer.
- status t ECSPI WriteBlocking (ECSPI Type *base, uint32 t *buffer, size t size)

Sends a buffer of data bytes using a blocking method.

• static void ECSPI_WriteData (ECSPI_Type *base, uint32_t data)

Writes a data into the ECSPI data register.

• static uint32_t ECSPI_ReadData (EČSPI_Type *base)

Gets a data from the ECSPI data register.

Transactional

• void ECSPI_MasterTransferCreateHandle (ECSPI_Type *base, ecspi_master_handle_t *handle, ecspi_master_callback_t callback, void *userData)

Initializes the ECSPI master handle.

- status t ECSPI MasterTransferBlocking (ECSPI Type *base, ecspi transfer t *xfer) Transfers a block of data using a polling method.
- status_t ECSPI_MasterTransferNonBlocking (ECSPI_Type *base, ecspi_master_handle_t *handle, ecspi transfer t *xfer)

Performs a non-blocking ECSPI interrupt transfer.

• status t ECSPI MasterTransferGetCount (ECSPI Type *base, ecspi master handle t *handle, size t *count)

Gets the bytes of the ECSPI interrupt transferred.

- void ECSPI MasterTransferAbort (ECSPI Type *base, ecspi master handle t *handle) Aborts an ECSPI transfer using interrupt.
- void ECSPI_MasterTransferHandleIRQ (ECSPI_Type *base, ecspi_master_handle_t *handle) *Interrupts the handler for the ECSPI.*
- void ECSPI_SlaveTransferCreateHandle (ECSPI_Type *base, ecspi_slave_handle_t *handle, ecspislave callback t callback, void *userData)

Initializes the ECSPI slave handle.

• static status_t ECSPI_SlaveTransferNonBlocking (ECSPI_Type *base, ecspi_slave_handle_t *handle, ecspi transfer t *xfer)

Performs a non-blocking ECSPI slave interrupt transfer.

static status_t ECSPI_SlaveTransferGetCount (ECSPI_Type *base, ecspi_slave_handle_t *handle, size t *count)

Gets the bytes of the ECSPI interrupt transferred.

- static void ECSPI_SlaveTransferAbort (ECSPI_Type *base, ecspi_slave_handle_t *handle)

 Aborts an ECSPI slave transfer using interrupt.
- void ECSPI_SlaveTransferHandleIRQ (ECSPI_Type *base, ecspi_slave_handle_t *handle)

 Interrupts a handler for the ECSPI slave.

8.2.3 Data Structure Documentation

8.2.3.1 struct _ecspi_channel_config

Data Fields

• ecspi_master_slave_mode_t channelMode Channel mode.

• ecspi_clock_inactive_state_t clockInactiveState

Clock line (SCLK) inactive state.

• ecspi_data_line_inactive_state_t dataLineInactiveState

Data line (MOSI&MISO) inactive state.

• ecspi_chip_select_active_state_t chipSlectActiveState

Chip select(SS) line active state.

• ecspi_clock_polarity_t polarity

Clock polarity.

ecspi_clock_phase_t phase

Clock phase.

8.2.3.2 struct ecspi master config

Data Fields

• ecspi channel source t channel

Channel number.

• ecspi_channel_config_t channelConfig

Channel configuration.

• ecspi_sample_period_clock_source_t samplePeriodClock

Sample period clock source.

• uint16_t burstLength

Burst length.

• uint8_t chipSelectDelay

SS delay time.

• uint16_t samplePeriod

Sample period.

• uint8 t txFifoThreshold

TX Threshold.

• uint8_t rxFifoThreshold

RX Threshold.

uint32_t baudRate_Bps

ECSPI baud rate for master mode.

bool enableLoopback

Enable the ECSPI loopback test.

Field Documentation

(1) uint16_t _ecspi_master_config::burstLength

The length shall be less than 4096 bits

(2) bool _ecspi_master_config::enableLoopback

8.2.3.3 struct ecspi_slave_config

Data Fields

• uint16_t burstLength

Burst length.

uint8_t txFifoThreshold

TX Threshold.

• uint8 t rxFifoThreshold

RX Threshold.

• ecspi_channel_config_t channelConfig

Channel configuration.

Field Documentation

(1) uint16_t _ecspi_slave_config::burstLength

The length shall be less than 4096 bits

8.2.3.4 struct _ecspi_transfer

Data Fields

• uint32 t * txData

Send buffer.

• $uint32_t * rxData$

Receive buffer.

• size_t dataSize

Transfer bytes.

• ecspi_channel_source_t channel

ECSPI channel select.

8.2.3.5 struct ecspi_master_handle

Data Fields

ecspi_channel_source_t channel

Channel number.

• uint32_t *volatile txData

Transfer buffer.

• uint32_t *volatile rxData

Receive buffer.

• volatile size_t txRemainingBytes

Send data remaining in bytes.

• volatile size_t rxRemainingBytes

Receive data remaining in bytes.

• volatile uint32_t state

ECSPI internal state.

• size_t transferSize

Bytes to be transferred.

• ecspi_master_callback_t callback

ECSPI callback.

void * userData

Callback parameter.

8.2.4 Macro Definition Documentation

- 8.2.4.1 #define FSL_ECSPI_DRIVER_VERSION (MAKE_VERSION(2, 3, 2))
- 8.2.4.2 #define ECSPI DUMMYDATA (0x00U)
- 8.2.4.3 #define SPI_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */

8.2.5 Typedef Documentation

- 8.2.5.1 typedef enum _ecspi_clock_polarity ecspi_clock_polarity_t
- 8.2.5.2 typedef enum _ecspi_clock_phase ecspi_clock_phase_t
- 8.2.5.3 typedef enum ecspi data ready ecspi Data ready t
- 8.2.5.4 typedef enum _ecspi_channel_source ecspi_channel_source_t
- 8.2.5.5 typedef enum ecspi master slave mode ecspi master slave mode t
- 8.2.5.6 typedef enum _ecspi_data_line_inactive_state_t ecspi_data_line_inactive_state_t
- 8.2.5.7 typedef enum _ecspi_clock_inactive_state_t ecspi_clock_inactive_state_t
- 8.2.5.8 typedef enum _ecspi_chip_select_active_state_t ecspi_chip_select_active_state_t
- 8.2.5.9 typedef enum _ecspi_sample_period_clock_source ecspi_sample_period_clock_source_t
- 8.2.5.10 typedef struct ecspi channel config ecspi channel config t
- 8.2.5.11 typedef struct _ecspi_master_config ecspi_master_config_t
- 8.2.5.12 typedef struct _ecspi_slave_config ecspi_slave_config_t

8.2.6 Enumeration Type Documentation

8.2.6.1 anonymous enum

Enumerator

kStatus_ECSPI_Busy ECSPI bus is busy. kStatus_ECSPI_Idle ECSPI is idle.

kStatus ECSPI Error ECSPI error. kStatus ECSPI HardwareOverFlow ECSPI hardware overflow. kStatus_ECSPI_Timeout ECSPI timeout polling status flags.

8.2.6.2 enum _ecspi_clock_polarity

Enumerator

kECSPI_PolarityActiveHigh Active-high ECSPI polarity high (idles low). **kECSPI** PolarityActiveLow Active-low ECSPI polarity low (idles high).

8.2.6.3 enum _ecspi_clock_phase

Enumerator

kECSPI_ClockPhaseFirstEdge First edge on SPSCK occurs at the middle of the first cycle of a data transfer.

kECSPI_ClockPhaseSecondEdge First edge on SPSCK occurs at the start of the first cycle of a data transfer.

8.2.6.4 anonymous enum

Enumerator

kECSPI TxfifoEmptyInterruptEnable Transmit FIFO buffer empty interrupt.

kECSPI_TxFifoDataRequstInterruptEnable Transmit FIFO data requst interrupt.

kECSPI_TxFifoFullInterruptEnable Transmit FIFO full interrupt.

kECSPI_RxFifoReadyInterruptEnable Receiver FIFO ready interrupt.

kECSPI_RxFifoDataRequstInterruptEnable Receiver FIFO data requst interrupt.

kECSPI RxFifoFullInterruptEnable Receiver FIFO full interrupt.

kECSPI_RxFifoOverFlowInterruptEnable Receiver FIFO buffer overflow interrupt.

kECSPI_TransferCompleteInterruptEnable Transfer complete interrupt.

kECSPI AllInterruptEnable All interrupt.

8.2.6.5 anonymous enum

Enumerator

kECSPI_TxfifoEmptyFlag Transmit FIFO buffer empty flag.

kECSPI TxFifoDataRegustFlag Transmit FIFO data regust flag.

kECSPI_TxFifoFullFlag Transmit FIFO full flag.

kECSPI_RxFifoReadyFlag Receiver FIFO ready flag.

kECSPI_RxFifoDataRegustFlag Receiver FIFO data requst flag.

kECSPI_RxFifoFullFlag Receiver FIFO full flag.

kECSPI_RxFifoOverFlowFlag Receiver FIFO buffer overflow flag. **kECSPI_TransferCompleteFlag** Transfer complete flag.

8.2.6.6 anonymous enum

Enumerator

kECSPI_TxDmaEnablekECSPI_RxDmaEnablekECSPI_DmaAllEnableAll DMA request source.

8.2.6.7 enum _ecspi_data_ready

Enumerator

kECSPI_DataReadyIgnore SPI_RDY signal is ignored.kECSPI_DataReadyFallingEdge SPI_RDY signal will be triggerd by the falling edge.kECSPI_DataReadyLowLevel SPI_RDY signal will be triggerd by a low level.

8.2.6.8 enum _ecspi_channel_source

Enumerator

kECSPI_Channel0 Channel 0 is selectd.kECSPI_Channel1 Channel 1 is selectd.kECSPI_Channel2 Channel 2 is selectd.kECSPI_Channel3 Channel 3 is selectd.

8.2.6.9 enum ecspi master slave mode

Enumerator

kECSPI_Slave ECSPI peripheral operates in slave mode. **kECSPI_Master** ECSPI peripheral operates in master mode.

8.2.6.10 enum _ecspi_data_line_inactive_state_t

Enumerator

kECSPI_DataLineInactiveStateHigh The data line inactive state stays high. **kECSPI_DataLineInactiveStateLow** The data line inactive state stays low.

8.2.6.11 enum _ecspi_clock_inactive_state_t

Enumerator

kECSPI_ClockInactiveStateLow The SCLK inactive state stays low. **kECSPI_ClockInactiveStateHigh** The SCLK inactive state stays high.

8.2.6.12 enum _ecspi_chip_select_active_state_t

Enumerator

kECSPI_ChipSelectActiveStateLow The SS signal line active stays low. **kECSPI_ChipSelectActiveStateHigh** The SS signal line active stays high.

8.2.6.13 enum _ecspi_sample_period_clock_source

Enumerator

kECSPI_spiClock The sample period clock source is SCLK.kECSPI_lowFreqClock The sample seriod clock source is low_frequency reference clock(32.768 kHz).

8.2.7 Function Documentation

8.2.7.1 uint32_t ECSPI_GetInstance (ECSPI_Type * base)

Parameters

base | ECSPI base address

8.2.7.2 void ECSPI_MasterGetDefaultConfig (ecspi_master_config_t * config)

The purpose of this API is to get the configuration structure initialized for use in ECSPI_MasterInit(). User may use the initialized structure unchanged in ECSPI_MasterInit, or modify some fields of the structure before calling ECSPI_MasterInit. After calling this API, the master is ready to transfer. Example:

```
ecspi_master_config_t config;
ECSPI_MasterGetDefaultConfig(&config);
```

config	pointer to config structure
--------	-----------------------------

8.2.7.3 void ECSPI_MasterInit (ECSPI_Type * base, const ecspi_master_config_t * config, uint32_t srcClock_Hz)

The configuration structure can be filled by user from scratch, or be set with default values by ECSPI_MasterGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
ecspi_master_config_t config = {
.baudRate_Bps = 400000,
...
};
ECSPI_MasterInit(ECSPI0, &config);
```

Parameters

base	ECSPI base pointer
config	pointer to master configuration structure
srcClock_Hz	Source clock frequency.

8.2.7.4 void ECSPI_SlaveGetDefaultConfig (ecspi_slave_config_t * config)

The purpose of this API is to get the configuration structure initialized for use in ECSPI_SlaveInit(). User may use the initialized structure unchanged in ECSPI_SlaveInit(), or modify some fields of the structure before calling ECSPI_SlaveInit(). After calling this API, the master is ready to transfer. Example:

```
ecspi_Slaveconfig_t config;
ECSPI_SlaveGetDefaultConfig(&config);
```

Parameters

config	pointer to config structure

8.2.7.5 void ECSPI_SlaveInit (ECSPI_Type * base, const ecspi_slave_config_t * config_)

The configuration structure can be filled by user from scratch, or be set with default values by ECSPI_SlaveGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
ecspi_Salveconfig_t config = {
.baudRate_Bps = 400000,
...
};
ECSPI_SlaveInit(ECSPI1, &config);
```

base	ECSPI base pointer
config	pointer to master configuration structure

8.2.7.6 void ECSPI_Deinit (ECSPI_Type * base)

Calling this API resets the ECSPI module, gates the ECSPI clock. The ECSPI module can't work unless calling the ECSPI_MasterInit/ECSPI_SlaveInit to initialize module.

Parameters

base	ECSPI base pointer
------	--------------------

8.2.7.7 static void ECSPI_Enable (ECSPI_Type * base, bool enable) [inline], [static]

Parameters

base	ECSPI base pointer
enable	pass true to enable module, false to disable module

8.2.7.8 static uint32_t ECSPI_GetStatusFlags (ECSPI_Type * base) [inline], [static]

Parameters

base	ECSPI base pointer
------	--------------------

Returns

ECSPI Status, use status flag to AND _ecspi_flags could get the related status.

8.2.7.9 static void ECSPI_ClearStatusFlags (ECSPI_Type * base, uint32_t mask) [inline], [static]

base	ECSPI base pointer
mask	ECSPI Status, use status flag to AND _ecspi_flags could get the related status.

8.2.7.10 static void ECSPI_EnableInterrupts (ECSPI_Type * base, uint32_t mask) [inline], [static]

base	ECSPI base pointer
mask	ECSPI interrupt source. The parameter can be any combination of the following
	values:
	 kECSPI_TxfifoEmptyInterruptEnable
	 kECSPI_TxFifoDataRequstInterruptEnable
	kECSPI_TxFifoFullInterruptEnable
	 kECSPI_RxFifoReadyInterruptEnable
	 kECSPI_RxFifoDataRequstInterruptEnable
	kECSPI_RxFifoFullInterruptEnable
	 kECSPI_RxFifoOverFlowInterruptEnable
	kECSPI_TransferCompleteInterruptEnable
	kECSPI_AllInterruptEnable
	_

8.2.7.11 static void ECSPI_DisableInterrupts (ECSPI_Type * base, uint32_t mask) [inline], [static]

Parameters

base	ECSPI base pointer
mask	ECSPI interrupt source. The parameter can be any combination of the following
	values:
	kECSPI_TxfifoEmptyInterruptEnable
	kECSPI_TxFifoDataRequstInterruptEnable
	kECSPI_TxFifoFullInterruptEnable
	 kECSPI_RxFifoReadyInterruptEnable
	 kECSPI_RxFifoDataRequstInterruptEnable
	kECSPI_RxFifoFullInterruptEnable
	 kECSPI_RxFifoOverFlowInterruptEnable
	kECSPI_TransferCompleteInterruptEnable
	kECSPI_AllInterruptEnable
	_

8.2.7.12 static void ECSPI_SoftwareReset (ECSPI_Type * base) [inline], [static]

Parameters

base	ECSPI base pointer

8.2.7.13 static bool ECSPI_IsMaster (ECSPI_Type * base, ecspi_channel_source_t channel) [inline], [static]

Parameters

base	ECSPI base pointer
channel ECSPI channel source	

Returns

mode of channel

8.2.7.14 static void ECSPI_EnableDMA (ECSPI_Type * base, uint32_t mask, bool enable) [inline], [static]

base	ECSPI base pointer
mask	ECSPI DMA source. The parameter can be any of the following values: • kECSPI_TxDmaEnable • kECSPI_RxDmaEnable • kECSPI_DmaAllEnable
enable	True means enable DMA, false means disable DMA

8.2.7.15 static uint8_t ECSPI_GetTxFifoCount (ECSPI_Type * base) [inline], [static]

Parameters

base	ECSPI base pointer.
------	---------------------

Returns

the number of words in Tx FIFO buffer.

8.2.7.16 static uint8_t ECSPI_GetRxFifoCount(ECSPI_Type * base) [inline], [static]

Parameters

base	ECSPI base pointer.

Returns

the number of words in Rx FIFO buffer.

8.2.7.17 static void ECSPI_SetChannelSelect (ECSPI_Type * base, ecspi_channel_source_t channel) [inline],[static]

base	ECSPI base pointer	
channel Channel source.		

8.2.7.18 void ECSPI_SetChannelConfig (ECSPI_Type * base, ecspi_channel_source_t channel, const ecspi_channel_config_t * config_)

The purpose of this API is to set the channel will be use to transfer. User may use this API after instance has been initialized or before transfer start. The configuration structure ecspi_channel_config can be filled by user from scratch. After calling this API, user can select this channel as transfer channel.

Parameters

base	ECSPI base pointer	
channel	Channel source.	
config Configuration struct of channel		

8.2.7.19 void ECSPI_SetBaudRate (ECSPI_Type * base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)

This is only used in master.

Parameters

base	ECSPI base pointer	
baudRate_Bps	baud rate needed in Hz.	
srcClock_Hz ECSPI source clock frequency in Hz.		

8.2.7.20 status_t ECSPI_WriteBlocking (ECSPI_Type * base, uint32_t * buffer, size_t size)

Note

This function blocks via polling until all bytes have been sent.

base	ECSPI base pointer	
buffer	The data bytes to send	
size	The number of data bytes to send	

Return values

kStatus_Success	Successfully start a transfer.
kStatus_ECSPI_Timeout	The transfer timed out and was aborted.

8.2.7.21 static void ECSPI_WriteData (ECSPI_Type * base, uint32_t data) [inline], [static]

Parameters

base	ECSPI base pointer
data	Data needs to be write.

8.2.7.22 static uint32_t ECSPI_ReadData (ECSPI_Type * base) [inline], [static]

Parameters

base	ECSPI base pointer
------	--------------------

Returns

Data in the register.

8.2.7.23 void ECSPI_MasterTransferCreateHandle (ECSPI_Type * base, ecspi_master_handle_t * handle, ecspi_master_callback_t callback, void * userData)

This function initializes the ECSPI master handle which can be used for other ECSPI master transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

base	ECSPI peripheral base address.	
handle	ECSPI handle pointer.	
callback	Callback function.	
userData User data.		

8.2.7.24 status_t ECSPI_MasterTransferBlocking (ECSPI_Type * base, ecspi_transfer_t * xfer)

Parameters

base	SPI base pointer
xfer	pointer to spi_xfer_config_t structure

Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Timeout	The transfer timed out and was aborted.

8.2.7.25 status_t ECSPI_MasterTransferNonBlocking (ECSPI_Type * base, ecspi_master_handle_t * handle, ecspi_transfer_t * xfer)

Note

The API immediately returns after transfer initialization is finished. If ECSPI transfer data frame size is 16 bits, the transfer size cannot be an odd number.

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state
xfer	pointer to ecspi_transfer_t structure

Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	ECSPI is not idle, is running another transfer.

8.2.7.26 status_t ECSPI_MasterTransferGetCount (ECSPI_Type * base, ecspi_master_handle_t * handle, size_t * count)

Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.
count	Transferred bytes of ECSPI master.

Return values

kStatus_ECSPI_Success	Succeed get the transfer count.
kStatus_NoTransferIn- Progress	There is not a non-blocking transaction currently in progress.

8.2.7.27 void ECSPI_MasterTransferAbort (ECSPI_Type * base, ecspi_master_handle_t * handle)

Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.

8.2.7.28 void ECSPI_MasterTransferHandleIRQ (ECSPI_Type * base, ecspi_master_handle_t * handle)

Parameters	
------------	--

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state.

8.2.7.29 void ECSPI SlaveTransferCreateHandle (ECSPI Type * base, ecspi slave handle t * handle, ecspi slave callback, void * userData)

This function initializes the ECSPI slave handle which can be used for other ECSPI slave transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

Parameters

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	Callback function.
userData	User data.

8.2.7.30 static status_t ECSPI_SlaveTransferNonBlocking (ECSPI_Type * base, ecspi_slave_handle_t * handle, ecspi_transfer_t * xfer) [inline], [static]

Note

The API returns immediately after the transfer initialization is finished.

Parameters

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state
xfer	pointer to ecspi_transfer_t structure

Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	ECSPI is not idle, is running another transfer.

8.2.7.31 static status_t ECSPI_SlaveTransferGetCount (ECSPI_Type * base, ecspi slave handle t * handle, size t * count) [inline], [static]

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.
count	Transferred bytes of ECSPI slave.

Return values

kStatus_ECSPI_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

8.2.7.32 static void ECSPI_SlaveTransferAbort (ECSPI_Type * base, ecspi_slave_handle_t * handle) [inline], [static]

Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.

8.2.7.33 void ECSPI_SlaveTransferHandleIRQ (ECSPI_Type * base, ecspi_slave_handle_t * handle)

base	ECSPI peripheral base address.
handle	pointer to ecspi_slave_handle_t structure which stores the transfer state

8.3 **ECSPI FreeRTOS Driver**

8.3.1 Overview

Driver version

• #define FSL ECSPI FREERTOS DRIVER VERSION (MAKE VERSION(2, 2, 0)) ECSPI FreeRTOS driver version.

ECSPI RTOS Operation

- status_t ECSPI_RTOS_Init (ecspi_rtos_handle_t *handle, ECSPI_Type *base, const ecspi_masterconfig t *masterConfig, uint32 t srcClock Hz) Initializes ECSPI.
- status_t ECSPI_RTOS_Deinit (ecspi_rtos_handle_t *handle) Deinitializes the ECSPI.
- status_t ECSPI_RTOS_Transfer (ecspi_rtos_handle_t *handle, ecspi_transfer_t *transfer) Performs ECSPI transfer.

8.3.2 Macro Definition Documentation

8.3.2.1 #define FSL ECSPI FREERTOS DRIVER VERSION (MAKE_VERSION(2, 2, 0))

8.3.3 Function Documentation

8.3.3.1 status_t ECSPI_RTOS_Init (ecspi_rtos_handle_t * handle, ECSPI_Type * base, const ecspi master config t * masterConfig, uint32 t srcClock Hz)

This function initializes the ECSPI module and related RTOS context.

Parameters

handle	The RTOS ECSPI handle, the pointer to an allocated space for RTOS context.
base	The pointer base address of the ECSPI instance to initialize.
masterConfig	Configuration structure to set-up ECSPI in master mode.
srcClock_Hz	Frequency of input clock of the ECSPI module.

Returns

status of the operation.

8.3.3.2 status_t ECSPI_RTOS_Deinit (ecspi_rtos_handle_t * handle)

This function deinitializes the ECSPI module and related RTOS context.

handle	The RTOS ECSPI handle.
--------	------------------------

8.3.3.3 status_t ECSPI_RTOS_Transfer (ecspi_rtos_handle_t * handle, ecspi_transfer_t * transfer)

This function performs an ECSPI transfer according to data given in the transfer structure.

Parameters

handle	The RTOS ECSPI handle.
transfer	Structure specifying the transfer parameters.

Returns

status of the operation.

8.4 ECSPI SDMA Driver

8.4.1 Overview

Data Structures

• struct _ecspi_sdma_handle ECSPI SDMA transfer handle, users should not touch the content of the handle. More...

Typedefs

typedef void(* ecspi_sdma_callback_t)(ECSPI_Type *base, ecspi_sdma_handle_t *handle, status_t status, void *userData)
 ECSPI SDMA callback called at the end of transfer.

Driver version

• #define FSL_ECSPI_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 2, 0)) ECSPI FreeRTOS driver version.

DMA Transactional

void ECSPI_MasterTransferCreateHandleSDMA (ECSPI_Type *base, ecspi_sdma_handle_t *handle, ecspi_sdma_callback_t callback, void *userData, sdma_handle_t *txHandle, sdma_handle_t *rxHandle, uint32_t eventSourceTx, uint32_t eventSourceRx, uint32_t TxChannel, uint32_t RxChannel)

Initialize the ECSPI master SDMA handle.

void ECSPI_SlaveTransferCreateHandleSDMA (ECSPI_Type *base, ecspi_sdma_handle_t *handle, ecspi_sdma_callback_t callback, void *userData, sdma_handle_t *txHandle, sdma_handle_t *rxHandle, uint32_t eventSourceTx, uint32_t eventSourceRx, uint32_t TxChannel, uint32_t RxChannel)

Initialize the ECSPI Slave SDMA handle.

status_t ECSPI_MasterTransferSDMA (ECSPI_Type *base, ecspi_sdma_handle_t *handle, ecspi_transfer_t *xfer)

Perform a non-blocking ECSPI master transfer using SDMA.

status_t ECSPI_SlaveTransferSDMA (ECSPI_Type *base, ecspi_sdma_handle_t *handle, ecspi_transfer_t *xfer)

Perform a non-blocking ECSPI slave transfer using SDMA.

- void <u>ECSPI_MasterTransferAbortSDMA</u> (ECSPI_Type *base, ecspi_sdma_handle_t *handle) Abort a ECSPI master transfer using SDMA.
- void ECSPI_SlaveTransferAbortSDMA (ECSPI_Type *base, ecspi_sdma_handle_t *handle) Abort a ECSPI slave transfer using SDMA.

8.4.2 Data Structure Documentation

8.4.2.1 struct ecspi sdma handle

Data Fields

bool txInProgress

Send transfer finished.

bool rxInProgress

Receive transfer finished.

• sdma handle t * txSdmaHandle

DMA handler for ECSPI send.

• sdma handle t * rxSdmaHandle

DMA handler for ECSPI receive.

• ecspi_sdma_callback_t callback

Callback for ECSPI SDMA transfer.

void * userData

User Data for ECSPI SDMA callback.

• uint32 t state

Internal state of ECSPI SDMA transfer.

• uint32_t ChannelTx

Channel for send handle.

• uint32 t ChannelRx

Channel for receive handler.

8.4.3 **Macro Definition Documentation**

- 8.4.3.1 #define FSL_ECSPI_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 2, 0))
- 8.4.4 Typedef Documentation
- 8.4.4.1 typedef void(* ecspi sdma callback t)(ECSPI Type *base, ecspi_sdma_handle_t *handle, status_t status, void *userData)
- 8.4.5 Function Documentation
- 8.4.5.1 void ECSPI MasterTransferCreateHandleSDMA (ECSPI Type * base, ecspi_sdma_handle_t * handle, ecspi_sdma_callback_t callback, void * userData, sdma handle t * txHandle, sdma_handle_t * rxHandle, uint32 t eventSourceTx, uint32 t eventSourceRx, uint32 t TxChannel, uint32 t RxChannel)

This function initializes the ECSPI master SDMA handle which can be used for other SPI master transactional APIs. Usually, for a specified ECSPI instance, user need only call this API once to get the initialized handle.

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	User callback function called at the end of a transfer.
userData	User data for callback.
txHandle	SDMA handle pointer for ECSPI Tx, the handle shall be static allocated by users.
rxHandle	SDMA handle pointer for ECSPI Rx, the handle shall be static allocated by users.
eventSourceTx	event source for ECSPI send, which can be found in SDMA mapping.
eventSourceRx	event source for ECSPI receive, which can be found in SDMA mapping.
TxChannel	SDMA channel for ECSPI send.
RxChannel	SDMA channel for ECSPI receive.

8.4.5.2 void ECSPI_SlaveTransferCreateHandleSDMA (ECSPI_Type * base, ecspi_sdma_handle_t * handle, ecspi_sdma_callback_t callback, void * userData, sdma handle t * txHandle, sdma handle t * rxHandle, uint32 t eventSourceTx, uint32_t eventSourceRx, uint32_t TxChannel, uint32_t RxChannel)

This function initializes the ECSPI Slave SDMA handle which can be used for other SPI Slave transactional APIs. Usually, for a specified ECSPI instance, user need only call this API once to get the initialized handle.

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	User callback function called at the end of a transfer.
userData	User data for callback.
txHandle	SDMA handle pointer for ECSPI Tx, the handle shall be static allocated by users.
rxHandle	SDMA handle pointer for ECSPI Rx, the handle shall be static allocated by users.
eventSourceTx	event source for ECSPI send, which can be found in SDMA mapping.
eventSourceRx	event source for ECSPI receive, which can be found in SDMA mapping.

TxChannel	SDMA channel for ECSPI send.
RxChannel	SDMA channel for ECSPI receive.

8.4.5.3 status_t ECSPI_MasterTransferSDMA (ECSPI_Type * base, ecspi_sdma_handle_t * handle, ecspi_transfer_t * xfer)

Note

This interface returned immediately after transfer initiates.

Parameters

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.
xfer	Pointer to sdma transfer structure.

Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	EECSPI is not idle, is running another transfer.

8.4.5.4 status_t ECSPI_SlaveTransferSDMA (ECSPI_Type * base, ecspi_sdma_handle_t * handle, ecspi_transfer_t * xfer)

Note

This interface returned immediately after transfer initiates.

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.
xfer	Pointer to sdma transfer structure.

Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	EECSPI is not idle, is running another transfer.

8.4.5.5 void ECSPI_MasterTransferAbortSDMA (ECSPI_Type * base, ecspi_sdma_handle_t * handle)

Parameters

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.

8.4.5.6 void ECSPI_SlaveTransferAbortSDMA (ECSPI_Type * base, ecspi_sdma_handle_t * handle)

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.

8.5 ECSPI CMSIS Driver

This section describes the programming interface of the ecspi Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage methord please refer to http://www.-keil.com/pack/doc/cmsis/Driver/html/index.html.

8.5.1 Function groups

8.5.1.1 ECSPI CMSIS GetVersion Operation

This function group will return the ECSPI CMSIS Driver version to user.

8.5.1.2 ECSPI CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

8.5.1.3 ECSPI CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the instance in master mode or slave mode. And this API must be called before you configure an instance or after you Deinit an instance. The right steps to start an instance is that you must initialize the instance which been slected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

8.5.1.4 ECSPI CMSIS Transfer Operation

This function group controls the transfer, master send/receive data, and slave send/receive data.

8.5.1.5 ECSPI CMSIS Status Operation

This function group gets the ecspi transfer status.

8.5.1.6 ECSPI CMSIS Control Operation

This function can select instance as master mode or slave mode, set baudrate for master mode transfer, get current baudrate of master mode transfer, set transfer data bits and set other control command.

8.5.2 Typical use case

8.5.2.1 Master Operation

```
/* Variables */
uint8 t masterRxData[TRANSFER SIZE] = {OU};
uint8_t masterTxData[TRANSFER_SIZE] = {OU};
/*ECSPI master init*/
Driver_SPI0.Initialize(ECSPI_MasterSignalEvent_t);
Driver_SPI0.PowerControl(ARM_POWER_FULL);
Driver_SPIO.Control(ARM_SPI_MODE_MASTER, TRANSFER_BAUDRATE);
/* Start master transfer */
Driver_SPIO.Transfer(masterTxData, masterRxData, TRANSFER_SIZE);
/* Master power off */
Driver_SPIO.PowerControl(ARM_POWER_OFF);
/* Master uninitialize */
Driver_SPIO.Uninitialize();
```

8.5.2.2 Slave Operation

```
/* Variables */
uint8_t slaveRxData[TRANSFER_SIZE] = {OU};
uint8_t slaveTxData[TRANSFER_SIZE] = {OU};
/*DSPI slave init*/
Driver_SPI2.Initialize(ECSPI_SlaveSignalEvent_t);
Driver_SPI2.PowerControl(ARM_POWER_FULL);
Driver_SPI2.Control(ARM_SPI_MODE_SLAVE, false);
/* Start slave transfer */
Driver_SPI2.Transfer(slaveTxData, slaveRxData, TRANSFER_SIZE);
/* slave power off */
Driver_SPI2.PowerControl(ARM_POWER_OFF);
/* slave uninitialize */
Driver_SPI2.Uninitialize();
```

Chapter 9

GPC: General Power Controller Driver

9.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General Power Controller (GPC) module of MCUXpresso SDK devices.

API functions are provided to configure the system about working in dedicated power mode. There are mainly about enabling the power for memory, enabling the wakeup sources for STOP modes, and power up/down operations for various peripherals.

Macros

• #define GPC_PCG_TIME_SLOT_TOTAL_NUMBER GPC_SLT_CFG_PU_COUNT *Total number of the timeslot.*

Typedefs

 typedef struct _gpc_lpm_config gpc_lpm_config_t configuration for enter DSM mode

Enumerations

```
enum _gpc_lpm_mode {
 kGPC RunMode = 0U,
 kGPC_WaitMode = 1U,
 kGPC_StopMode = 2U }
   GPC LPM mode definition.
enum _gpc_pgc_ack_sel {
 kGPC DummyPGCPowerUpAck = GPC PGC ACK SEL DUMMY PGC PUP ACK MASK,
 kGPC_VirtualPGCPowerUpAck = GPC_PGC_ACK_SEL_VIRTUAL_PGC_PUP_ACK_MASK,
 kGPC_DummyPGCPowerDownAck = GPC_PGC_ACK_SEL_DUMMY_PGC_PDN_ACK_MA-
 SK,
 kGPC_VirtualPGCPowerDownAck = GPC_PGC_ACK_SEL_VIRTUAL_PGC_PDN_ACK_MA-
 SK.
 kGPC_NocPGCPowerUpAck = GPC_PGC_ACK_SEL_NOC_PGC_PUP_ACK,
 kGPC_NocPGCPowerDownAck = GPC_PGC_ACK_SEL_NOC_PGC_PDN_ACK }
   PGC ack signal selection.
enum _gpc_standby_count {
```

```
kGPC StandbyCounter4CkilClk = 0U,
     kGPC_StandbyCounter8CkilClk = 1U,
     kGPC StandbyCounter16CkilClk = 2U,
     kGPC_StandbyCounter32CkilClk = 3U,
     kGPC StandbyCounter64CkilClk = 4U,
     kGPC StandbyCounter128CkilClk = 5U,
     kGPC_StandbyCounter256CkilClk = 6U,
     kGPC_StandbyCounter512CkilClk = 7U }
        Standby counter which GPC will wait between PMIC STBY REQ negation and assertion of PMIC REA-
        DY
Functions
   • static void GPC AllowIROs (GPC Type *base)
        Allow all the IRQ/Events within the charge of GPC.

    static void GPC_DisallowIRQs (GPC_Type *base)

        Disallow all the IRO/Events within the charge of GPC.
   • static uint32 t GPC GetLpmMode (GPC Type *base)
        Get current LPM mode.
   • void GPC_EnableIRQ (GPC_Type *base, uint32_t irqId)
        Enable the IRQ.
   • void GPC_DisableIRQ (GPC_Type *base, uint32_t irqId)
        Disable the IRQ.
   • bool GPC_GetIRQStatusFlag (GPC_Type *base, uint32_t irqId)
        Get the IRQ/Event flag.
   • static void GPC DsmTriggerMask (GPC Type *base, bool enable)
        Mask the DSM trigger.
   • static void GPC_WFIMask (GPC_Type *base, bool enable)
        Mask the WFI.
   • static void GPC SelectPGCAckSignal (GPC Type *base, uint32 t mask)
        Select the PGC ACK signal.
   • static void GPC_PowerDownRequestMask (GPC_Type *base, bool enable)
        Power down request to virtual PGC mask or not.
   • static void GPC_PGCMapping (GPC_Type *base, uint32_t mask)
        PGC CPU Mapping.
   • static void GPC TimeSlotConfigureForPUS (GPC Type *base, uint8 t slotIndex, uint32 t value)
        Time slot configure.

    void GPC_EnterWaitMode (GPC_Type *base, gpc_lpm_config_t *config)

        Enter WAIT mode.
   • void GPC_EnterStopMode (GPC_Type *base, gpc_lpm_config_t *config)
```

Driver version

Enter STOP mode.

GPC init function.

• #define FSL_GPC_DRIVER_VERSION (MAKE_VERSION(2, 2, 0)) GPC driver version 2.2.0.

• void GPC_Init (GPC_Type *base, uint32_t powerUpSlot, uint32_t powerDownSlot)

9.2 **Macro Definition Documentation**

9.2.1 #define FSL GPC DRIVER VERSION (MAKE_VERSION(2, 2, 0))

9.3 **Enumeration Type Documentation**

9.3.1 enum gpc lpm mode

Enumerator

```
kGPC RunMode run mode
kGPC_WaitMode wait mode
kGPC_StopMode stop mode
```

9.3.2 enum _gpc_pgc_ack_sel

Enumerator

```
kGPC_DummyPGCPowerUpAck dummy power up ack signal
kGPC_VirtualPGCPowerUpAck virtual pgc power up ack signal
kGPC_DummyPGCPowerDownAck dummy power down ack signal
kGPC_VirtualPGCPowerDownAck virtual pgc power down ack signal
kGPC NocPGCPowerUpAck NOC power up ack signal.
kGPC_NocPGCPowerDownAck NOC power.
```

9.3.3 enum _gpc_standby_count

Enumerator

```
kGPC_StandbyCounter4CkilClk 4 ckil clocks
kGPC_StandbyCounter8CkilClk 8 ckil clocks
kGPC StandbyCounter16CkilClk 16 ckil clocks
kGPC_StandbyCounter32CkilClk 32 ckil clocks
kGPC_StandbyCounter64CkilClk 64 ckil clocks
kGPC_StandbyCounter128CkilClk 128 ckil clocks
kGPC StandbyCounter256CkilClk 256 ckil clocks
kGPC_StandbyCounter512CkilClk 512 ckil clocks
```

9.4 **Function Documentation**

9.4.1 static void GPC AllowIRQs (GPC Type * base) [inline], [static]

base	GPC peripheral base address.
------	------------------------------

9.4.2 static void GPC_DisallowIRQs (GPC_Type * base) [inline], [static]

Parameters

base	GPC peripheral base address.
------	------------------------------

9.4.3 static uint32 t GPC GetLpmMode (GPC Type * base) [inline], [static]

Parameters

b	ase	GPC peripheral base address.
		1 1

Return values

lpm	mode, reference _gpc_lpm_mode
-----	-------------------------------

9.4.4 void GPC_EnableIRQ (GPC_Type * base, uint32_t irqld)

Parameters

base	GPC peripheral base address.
irqId	ID number of IRQ to be enabled, available range is 0-127,reference SOC headerfile
	IRQn_Type.

9.4.5 void GPC_DisableIRQ (GPC_Type * base, uint32_t irqld)

Parameters

base GPC peripheral base address.	
<i>irqId</i> ID number of IRQ to be disabled, a IRQn_Type.	vailable range is 0-127,reference SOC headerfile

9.4.6 bool GPC_GetIRQStatusFlag (GPC_Type * base, uint32_t irqld)

Parameters

base	GPC peripheral base address.	
irqId	ID number of IRQ to be enabled, available range is 0-127,reference SOC headerfile IRQn_Type.	

Returns

Indicated IRQ/Event is asserted or not.

9.4.7 static void GPC DsmTriggerMask (GPC Type * base, bool enable) [inline], [static]

Parameters

base	GPC peripheral base address.
enable	true to enable mask, false to disable mask.

9.4.8 static void GPC WFIMask (GPC Type * base, bool enable) [inline], [static]

Parameters

base	GPC peripheral base address.
enable	true to enable mask, false to disable mask.

9.4.9 static void GPC_SelectPGCAckSignal (GPC_Type * base, uint32_t mask) [inline], [static]

base	GPC peripheral base address.
mask	reference _gpc_pgc_ack_sel.

9.4.10 static void GPC PowerDownRequestMask (GPC Type * base, bool enable) [inline], [static]

Parameters

base	GPC peripheral base address.
enable	true to mask, false to not mask.

9.4.11 static void GPC_PGCMapping (GPC_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPC peripheral base address.
mask	mask value reference PGC CPU mapping definition.

9.4.12 static void GPC TimeSlotConfigureForPUS (GPC Type * base, uint8 t slotIndex, uint32_t value) [inline], [static]

Parameters

base	GPC peripheral base address.
slotIndex	time slot index.
value	value to be configured

9.4.13 void GPC_EnterWaitMode (GPC_Type * base, gpc_lpm_config_t * config)

base	GPC peripheral base address.
config	lpm mode configurations.

9.4.14 void GPC_EnterStopMode (GPC_Type * base, gpc_lpm_config_t * config)

Parameters

base	GPC peripheral base address.
config	lpm mode configurations.

9.4.15 void GPC_Init (GPC_Type * base, uint32_t powerUpSlot, uint32_t powerDownSlot)

Parameters

base	GPC peripheral base address.
powerUpSlot	power up slot number.
powerDown- Slot	power down slot number.

Chapter 10

GPT: General Purpose Timer

10.1 Overview

The MCUXpresso SDK provides a driver for the General Purpose Timer (GPT) of MCUXpresso SDK devices.

10.2 Function groups

The gpt driver supports the generation of PWM signals, input capture, and setting up the timer match conditions.

Initialization and deinitialization 10.2.1

The function GPT_Init() initializes the gpt with specified configurations. The function GPT_GetDefault-Config() gets the default configurations. The initialization function configures the restart/free-run mode and input selection when running.

The function GPT_Deinit() stops the timer and turns off the module clock.

10.3 Typical use case

10.3.1 **GPT** interrupt example

Set up a channel to trigger a periodic interrupt after every 1 second. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/gpt

Data Structures

struct _gpt_init_config Structure to configure the running mode. More...

Typedefs

- typedef enum _gpt_clock_source gpt_clock_source_t List of clock sources.
- typedef enum

```
_gpt_input_capture_channel gpt_input_capture_channel_t
  List of input capture channel number.
```

typedef enum

```
_gpt_input_operation_mode gpt_input_operation_mode_t
```

List of input capture operation mode.

```
    typedef enum
        _gpt_output_compare_channel gpt_output_compare_channel_t
        List of output compare channel number.
    typedef enum
        _gpt_output_operation_mode gpt_output_operation_mode_t
        List of output compare operation mode.
    typedef enum _gpt_interrupt_enable gpt_interrupt_enable_t
        List of GPT interrupts.
    typedef enum _gpt_status_flag gpt_status_flag_t
        Status flag.
    typedef struct _gpt_init_config gpt_config_t
        Structure to configure the running mode.
```

Enumerations

```
enum _gpt_clock_source {
  kGPT_ClockSource_Off = 0U,
 kGPT_ClockSource_Periph = 1U,
 kGPT ClockSource HighFreq = 2U,
 kGPT ClockSource Ext = 3U,
 kGPT_ClockSource_LowFreq = 4U,
 kGPT ClockSource Osc = 5U }
    List of clock sources.
enum _gpt_input_capture_channel {
  kGPT_InputCapture_Channel1 = 0U,
 kGPT InputCapture Channel2 = 1U }
    List of input capture channel number.
enum _gpt_input_operation_mode {
  kGPT InputOperation Disabled = 0U,
 kGPT_InputOperation_RiseEdge = 1U,
 kGPT_InputOperation_FallEdge = 2U,
 kGPT InputOperation BothEdge = 3U }
    List of input capture operation mode.
enum _gpt_output_compare_channel {
 kGPT_OutputCompare_Channel1 = 0U,
 kGPT OutputCompare Channel2 = 1U,
 kGPT OutputCompare Channel3 = 2U }
    List of output compare channel number.
enum _gpt_output_operation_mode {
  kGPT_OutputOperation_Disconnected = 0U,
 kGPT OutputOperation Toggle = 1U,
 kGPT OutputOperation Clear = 2U,
 kGPT_OutputOperation_Set = 3U,
 kGPT OutputOperation Activelow = 4U }
    List of output compare operation mode.
enum _gpt_interrupt_enable {
```

```
kGPT OutputCompare1InterruptEnable = GPT IR OF1IE MASK.
 kGPT_OutputCompare2InterruptEnable = GPT_IR_OF2IE_MASK,
 kGPT OutputCompare3InterruptEnable = GPT IR OF3IE MASK,
 kGPT_InputCapture1InterruptEnable = GPT_IR_IF1IE_MASK,
 kGPT InputCapture2InterruptEnable = GPT IR IF2IE MASK,
 kGPT RollOverFlagInterruptEnable = GPT IR ROVIE MASK }
    List of GPT interrupts.
enum _gpt_status_flag {
 kGPT_OutputCompare1Flag = GPT_SR_OF1_MASK,
 kGPT OutputCompare2Flag = GPT SR OF2 MASK,
 kGPT_OutputCompare3Flag = GPT_SR_OF3_MASK,
 kGPT_InputCapture1Flag = GPT_SR_IF1_MASK,
 kGPT_InputCapture2Flag = GPT_SR_IF2_MASK,
 kGPT_RollOverFlag = GPT_SR_ROV_MASK }
   Status flag.
```

Driver version

• #define FSL_GPT_DRIVER_VERSION (MAKE_VERSION(2, 0, 4))

Initialization and deinitialization

- void GPT_Init (GPT_Type *base, const gpt_config_t *initConfig) Initialize GPT to reset state and initialize running mode.
- void GPT_Deinit (GPT_Type *base)

Disables the module and gates the GPT clock.

• void GPT_GetDefaultConfig (gpt_config_t *config)

Fills in the GPT configuration structure with default settings.

Software Reset

• static void GPT_SoftwareReset (GPT_Type *base) Software reset of GPT module.

Clock source and frequency control

- static void GPT SetClockSource (GPT Type *base, gpt clock source t gptClkSource) Set clock source of GPT.
- static gpt_clock_source_t GPT_GetClockSource (GPT_Type *base) Get clock source of GPT.
- static void GPT_SetClockDivider (GPT_Type *base, uint32_t divider) Set pre scaler of GPT.
- static uint32 t GPT GetClockDivider (GPT Type *base)

Get clock divider in GPT module.

- static void GPT_SetOscClockDivider (GPT_Type *base, uint32_t divider)
 - OSC 24M pre-scaler before selected by clock source.
- static uint32_t GPT_GetOscClockDivider (GPT_Type *base)

Get OSC 24M clock divider in GPT module.

Timer Start and Stop

• static void GPT_StartTimer (GPT_Type *base)

Start GPT timer.

• static void GPT StopTimer (GPT Type *base) Stop GPT timer.

Read the timer period

• static uint32_t GPT_GetCurrentTimerCount (GPT_Type *base) Reads the current GPT counting value.

GPT Input/Output Signal Control

• static void GPT_SetInputOperationMode (GPT_Type *base, gpt_input_capture_channel_t channel, gpt_input_operation_mode_t mode)

Set GPT operation mode of input capture channel.

• static gpt_input_operation_mode_t GPT_GetInputOperationMode (GPT_Type *base, gpt_input_capture channel t channel)

Get GPT operation mode of input capture channel.

• static uint32_t GPT_GetInputCaptureValue (GPT_Type *base, gpt_input_capture channel t channel)

Get GPT input capture value of certain channel.

• static void GPT_SetOutputOperationMode (GPT_Type *base, gpt_output_compare_channel_t channel, gpt_output_operation_mode_t mode)

Set GPT operation mode of output compare channel.

• static gpt_output_operation_mode_t GPT_GetOutputOperationMode (GPT Type *base, gpt output compare channel t channel)

Get GPT operation mode of output compare channel.

• static void GPT_SetOutputCompareValue (GPT_Type *base, gpt_output_compare_channel_t channel, uint32 t value)

Set GPT output compare value of output compare channel.

• static uint32 t GPT GetOutputCompareValue (GPT Type *base, gpt output compare channel t channel)

Get GPT output compare value of output compare channel.

• static void GPT_ForceOutput (GPT_Type *base, gpt_output_compare_channel_t channel) Force GPT output action on output compare channel, ignoring comparator.

GPT Interrupt and Status Interface

• static void GPT EnableInterrupts (GPT Type *base, uint32 t mask)

Enables the selected GPT interrupts.

• static void GPT_DisableInterrupts (GPT_Type *base, uint32_t mask)

Disables the selected GPT interrupts.

• static uint32_t GPT_GetEnabledInterrupts (GPT_Type *base) *Gets the enabled GPT interrupts.*

Status Interface

• static uint32_t GPT_GetStatusFlags (GPT_Type *base, gpt_status_flag_t flags)

Get GPT status flags.

• static void GPT ClearStatusFlags (GPT Type *base, gpt status flag t flags) Clears the GPT status flags.

10.4 **Data Structure Documentation**

10.4.1 struct gpt_init_config

Data Fields

- gpt_clock_source_t clockSource
 - clock source for GPT module.
- uint32 t divider

clock divider (prescaler+1) from clock source to counter.

bool enableFreeRun

true: FreeRun mode, false: Restart mode.

• bool enableRunInWait

GPT enabled in wait mode.

• bool enableRunInStop

GPT enabled in stop mode.

bool enableRunInDoze

GPT enabled in doze mode.

bool enableRunInDbg

GPT enabled in debug mode.

bool enableMode

true: counter reset to 0 when enabled; false: counter retain its value when enabled.

Field Documentation

- (1) gpt_clock_source_t gpt init config::clockSource
- (2) uint32_t _gpt_init_config::divider
- (3) bool gpt init config::enableFreeRun
- (4) bool _gpt_init_config::enableRunInWait
- (5) bool gpt init config::enableRunInStop
- (6) bool _gpt_init_config::enableRunInDoze
- (7) bool gpt init config::enableRunInDbg
- (8) bool gpt_init_config::enableMode

10.5 Typedef Documentation

10.5.1 typedef enum <u>gpt_clock_source_gpt_clock_source_t</u>

Note

Actual number of clock sources is SoC dependent

- 10.5.2 typedef enum _gpt_input_capture_channel gpt_input_capture_channel_t
- 10.5.3 typedef enum _gpt_input_operation_mode gpt_input_operation_mode_t
- 10.5.4 typedef enum _gpt_output_compare_channel gpt_output_compare_channel-_t
- 10.5.5 typedef enum _gpt_output_operation_mode gpt_output_operation_mode_t
- 10.5.6 typedef enum _gpt_status_flag gpt_status_flag_t
- 10.5.7 typedef struct _gpt_init_config gpt_config_t
- 10.6 Enumeration Type Documentation
- 10.6.1 enum _gpt_clock_source

Note

Actual number of clock sources is SoC dependent

Enumerator

```
kGPT ClockSource Off GPT Clock Source Off.
```

kGPT ClockSource Periph GPT Clock Source from Peripheral Clock.

kGPT_ClockSource_HighFreq GPT Clock Source from High Frequency Reference Clock.

kGPT_ClockSource_Ext GPT Clock Source from external pin.

kGPT ClockSource LowFreq GPT Clock Source from Low Frequency Reference Clock.

kGPT ClockSource Osc GPT Clock Source from Crystal oscillator.

10.6.2 enum _gpt_input_capture_channel

Enumerator

```
kGPT_InputCapture_Channel1 GPT Input Capture Channel1. kGPT_InputCapture_Channel2 GPT Input Capture Channel2.
```

10.6.3 enum _gpt_input_operation_mode

Enumerator

```
    kGPT_InputOperation_Disabled
    kGPT_InputOperation_RiseEdge
    kGPT_InputOperation_FallEdge
    Capture on falling edge of input pin.
    kGPT_InputOperation_BothEdge
    Capture on both edges of input pin.
```

10.6.4 enum _gpt_output_compare_channel

Enumerator

```
kGPT_OutputCompare_Channel1 Output Compare Channel1.kGPT_OutputCompare_Channel2 Output Compare Channel2.kGPT_OutputCompare_Channel3 Output Compare Channel3.
```

10.6.5 enum _gpt_output_operation_mode

Enumerator

```
kGPT_OutputOperation_Disconnected Don't change output pin.
kGPT_OutputOperation_Toggle Toggle output pin.
kGPT_OutputOperation_Clear Set output pin low.
kGPT_OutputOperation_Set Set output pin high.
kGPT_OutputOperation Activelow Generate a active low pulse on output pin.
```

10.6.6 enum _gpt_interrupt_enable

Enumerator

```
kGPT_OutputCompare1InterruptEnable
Output Compare Channel1 interrupt enable.
kGPT_OutputCompare2InterruptEnable
Output Compare Channel2 interrupt enable.
kGPT_OutputCompare3InterruptEnable
Output Compare Channel3 interrupt enable.
kGPT_InputCapture1InterruptEnable
Input Capture Channel1 interrupt enable.
kGPT_InputCapture2InterruptEnable
Input Capture Channel1 interrupt enable.
kGPT_RollOverFlagInterruptEnable
Counter rolled over interrupt enable.
```

10.6.7 enum _gpt_status_flag

Enumerator

```
kGPT_OutputCompare1Flag Output compare channel 1 event.
kGPT_OutputCompare2Flag Output compare channel 2 event.
kGPT_OutputCompare3Flag Output compare channel 3 event.
kGPT_InputCapture1Flag Input Capture channel 1 event.
kGPT_InputCapture2Flag Input Capture channel 2 event.
kGPT RollOverFlag Counter reaches maximum value and rolled over to 0 event.
```

10.7 **Function Documentation**

10.7.1 void GPT Init (GPT Type * base, const gpt_config_t * initConfig)

Parameters

base	GPT peripheral base address.
initConfig	GPT mode setting configuration.

10.7.2 void GPT Deinit (GPT Type * base)

Parameters

base	GPT peripheral base address.

10.7.3 void GPT GetDefaultConfig (gpt_config_t * config)

The default values are:

```
config->clockSource = kGPT_ClockSource_Periph;
config->divider = 1U;
config->enableRunInStop = true;
config->enableRunInWait = true;
config->enableRunInDoze = false;
config->enableRunInDbg = false;
config->enableFreeRun = false;
config->enableMode = true;
```

config	Pointer to the user configuration structure.
--------	--

10.7.4 static void GPT_SoftwareReset (GPT_Type * base) [inline], [static]

Parameters

base	GPT peripheral base address.

10.7.5 static void GPT_SetClockSource (GPT_Type * base, gpt_clock_source_t gptClkSource) [inline], [static]

Parameters

base	GPT peripheral base address.
gptClkSource	Clock source (see gpt_clock_source_t typedef enumeration).

10.7.6 static gpt_clock_source_t GPT_GetClockSource (GPT_Type * base) [inline], [static]

Parameters

base	GPT peripheral base address.

Returns

clock source (see gpt_clock_source_t typedef enumeration).

10.7.7 static void GPT_SetClockDivider (GPT_Type * base, uint32_t divider) [inline], [static]

base	GPT peripheral base address.
divider	Divider of GPT (1-4096).

Parameters

base	GPT peripheral base address.
------	------------------------------

Returns

clock divider in GPT module (1-4096).

10.7.9 static void GPT_SetOscClockDivider (GPT_Type * base, uint32_t divider) [inline], [static]

Parameters

base	GPT peripheral base address.
divider	OSC Divider(1-16).

Parameters

base	GPT peripheral base address.
------	------------------------------

Returns

OSC clock divider in GPT module (1-16).

10.7.11 static void GPT_StartTimer (GPT_Type * base) [inline], [static]

base	GPT peripheral base address.
------	------------------------------

10.7.12 static void GPT_StopTimer (GPT_Type * base) [inline], [static]

Parameters

base	GPT peripheral base address.
------	------------------------------

10.7.13 static uint32 t GPT GetCurrentTimerCount (GPT Type * base) [inline],[static]

Parameters

base	GPT peripheral base address.
------	------------------------------

Returns

Current GPT counter value.

10.7.14 static void GPT SetInputOperationMode (GPT Type * base, gpt_input_capture_channel_t channel, gpt_input_operation_mode_t mode) [inline], [static]

Parameters

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).
mode	GPT input capture operation mode (see gpt_input_operation_mode_t typedef enumeration).

10.7.15 static gpt_input_operation_mode_t GPT GetInputOperationMode (GPT Type * base, gpt_input_capture_channel_t channel) [inline], [static]

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).

Returns

GPT input capture operation mode (see gpt_input_operation_mode_t typedef enumeration).

10.7.16 static uint32 t GPT_GetInputCaptureValue (GPT_Type * base, gpt_input_capture_channel_t channel) [inline],[static]

Parameters

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).

Returns

GPT input capture value.

10.7.17 static void GPT SetOutputOperationMode (GPT Type * base, gpt_output_compare_channel_t channel, gpt_output_operation_mode_t mode) [inline],[static]

Parameters

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).
mode	GPT output operation mode (see gpt_output_operation_mode_t typedef enumeration).

10.7.18 static gpt_output_operation_mode_t GPT GetOutputOperationMode (GPT Type * base, gpt_output_compare_channel_t channel) [inline], [static]

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).

Returns

GPT output operation mode (see gpt_output_operation_mode_t typedef enumeration).

Parameters

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).
value	GPT output compare value.

10.7.20 static uint32_t GPT_GetOutputCompareValue (GPT_Type * base, gpt_output_compare_channel_t channel) [inline], [static]

Parameters

base	GPT ₁	periphera	l base addr	ess.			
channel		output eration).	compare	channel	(see	gpt_output_compare_channel_t	typedef

Returns

GPT output compare value.

10.7.21 static void GPT_ForceOutput (GPT_Type * base, gpt_output_compare_channel_t channel) [inline], [static]

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).

10.7.22 static void GPT_EnableInterrupts (GPT_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPT peripheral base address.
	The interrupts to enable. This is a logical OR of members of the enumeration gpt_interrupt_enable_t

10.7.23 static void GPT_DisableInterrupts (GPT_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPT peripheral base address
mask	The interrupts to disable. This is a logical OR of members of the enumeration gpt
	interrupt_enable_t

10.7.24 static uint32_t GPT_GetEnabledInterrupts (GPT_Type * base) [inline], [static]

Parameters

base	GPT peripheral base address

Returns

The enabled interrupts. This is the logical OR of members of the enumeration gpt_interrupt_enable_t

10.7.25 static uint32_t GPT_GetStatusFlags (GPT_Type * base, gpt_status_flag_t flags) [inline],[static]

base	GPT peripheral base address.
flags	GPT status flag mask (see gpt_status_flag_t for bit definition).

Returns

GPT status, each bit represents one status flag.

10.7.26 static void GPT_ClearStatusFlags (GPT_Type * base, gpt_status_flag_t flags) [inline], [static]

Parameters

base	GPT peripheral base address.
flags	GPT status flag mask (see gpt_status_flag_t for bit definition).

Chapter 11

GPIO: General-Purpose Input/Output Driver

11.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General-Purpose Input/Output (GPIO) module of MCUXpresso SDK devices.

11.2 Typical use case

11.2.1 Input Operation

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/gpio

Data Structures

• struct _gpio_pin_config GPIO Init structure definition. More...

Typedefs

- typedef enum _gpio_pin_direction gpio_pin_direction_t GPIO direction definition.
- typedef enum _gpio_interrupt_mode gpio_interrupt_mode_t GPIO interrupt mode definition.
- typedef struct <u>_gpio_pin_config_gpio_pin_config_t</u> GPIO Init structure definition.

Enumerations

```
    enum _gpio_pin_direction {
        kGPIO_DigitalInput = 0U,
        kGPIO_DigitalOutput = 1U }
        GPIO direction definition.
    enum _gpio_interrupt_mode {
        kGPIO_NoIntmode = 0U,
        kGPIO_IntLowLevel = 1U,
        kGPIO_IntHighLevel = 2U,
        kGPIO_IntRisingEdge = 3U,
        kGPIO_IntFallingEdge = 4U,
        kGPIO_IntRisingOrFallingEdge = 5U }
        GPIO interrupt mode definition.
```

Driver version

• #define FSL_GPIO_DRIVER_VERSION (MAKE_VERSION(2, 0, 6)) GPIO driver version.

GPIO Initialization and Configuration functions

• void GPIO_PinInit (GPIO_Type *base, uint32_t pin, const gpio_pin_config_t *Config) Initializes the GPIO peripheral according to the specified parameters in the initConfig.

GPIO Reads and Write Functions

- void GPIO_PinWrite (GPIO_Type *base, uint32_t pin, uint8_t output) Sets the output level of the individual GPIO pin to logic 1 or 0.
- static void GPIO_WritePinOutput (GPIO_Type *base, uint32_t pin, uint8_t output) *Sets the output level of the individual GPIO pin to logic 1 or 0.*
- static void GPIO_PortSet (GPIO_Type *base, uint32_t mask) Sets the output level of the multiple GPIO pins to the logic 1.
- static void GPIO_SetPinsOutput (GPIO_Type *base, uint32_t mask)

Sets the output level of the multiple GPIO pins to the logic 1.

• static void GPIO_PortClear (GPIO_Type *base, uint32_t mask)

Sets the output level of the multiple GPIO pins to the logic 0.

• static void GPIO ClearPinsOutput (GPIO Type *base, uint32 t mask)

Sets the output level of the multiple GPIO pins to the logic 0.

• static void GPIO_PortToggle (GPIO_Type *base, uint32_t mask)

Reverses the current output logic of the multiple GPIO pins.

• static uint32_t GPIO_PinRead (GPIO_Type *base, uint32_t pin)

Reads the current input value of the GPIO port.

• static uint32 t GPIO ReadPinInput (GPIO Type *base, uint32 t pin) Reads the current input value of the GPIO port.

GPIO Reads Pad Status Functions

- static uint8_t GPIO_PinReadPadStatus (GPIO_Type *base, uint32_t pin) Reads the current GPIO pin pad status.
- static uint8_t GPIO_ReadPadStatus (GPIO_Type *base, uint32_t pin) Reads the current GPIO pin pad status.

Interrupts and flags management functions

• void GPIO PinSetInterruptConfig (GPIO Type *base, uint32 t pin, gpio interrupt mode t pin-InterruptMode)

Sets the current pin interrupt mode.

• static void GPIO_SetPinInterruptConfig (GPIO_Type *base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode)

Sets the current pin interrupt mode.

• static void GPIO_PortEnableInterrupts (GPIO_Type *base, uint32_t mask)

Enables the specific pin interrupt.

• static void GPIO_EnableInterrupts (GPIO_Type *base, uint32_t mask)

Enables the specific pin interrupt.

• static void GPIO_PortDisableInterrupts (GPIO_Type *base, uint32_t mask)

Disables the specific pin interrupt.

- static void GPIO DisableInterrupts (GPIO Type *base, uint32 t mask)
 - Disables the specific pin interrupt.
- static uint32_t GPIO_PortGetInterruptFlags (GPIO_Type *base)

Reads individual pin interrupt status.

• static uint32 t GPIO GetPinsInterruptFlags (GPIO Type *base)

Reads individual pin interrupt status.

- static void GPIO PortClearInterruptFlags (GPIO Type *base, uint32 t mask) Clears pin interrupt flag.
- static void GPIO ClearPinsInterruptFlags (GPIO Type *base, uint32 t mask) Clears pin interrupt flag.

11.3 **Data Structure Documentation**

11.3.1 struct gpio pin config

Data Fields

- gpio pin direction t direction Specifies the pin direction.
- uint8_t outputLogic

Set a default output logic, which has no use in input.

• gpio_interrupt_mode_t interruptMode

Specifies the pin interrupt mode, a value of gpio_interrupt_mode_t.

Field Documentation

- (1) gpio_pin_direction_t gpio pin config::direction
- (2) gpio_interrupt_mode_t gpio pin config::interruptMode
- **Macro Definition Documentation** 11.4
- #define FSL GPIO DRIVER VERSION (MAKE VERSION(2, 0, 6)) 11.4.1
- 11.5 Typedef Documentation
- typedef enum gpio pin direction gpio pin direction t 11.5.1
- 11.5.2 typedef enum gpio interrupt mode gpio interrupt mode t
- 11.5.3 typedef struct gpio pin config gpio pin config t

Enumeration Type Documentation 11.6

11.6.1 enum gpio pin direction

Enumerator

kGPIO_DigitalInput Set current pin as digital input. kGPIO_DigitalOutput Set current pin as digital output.

11.6.2 enum _gpio_interrupt_mode

Enumerator

kGPIO_NoIntmode Set current pin general IO functionality.

kGPIO_IntLowLevel Set current pin interrupt is low-level sensitive.

kGPIO IntHighLevel Set current pin interrupt is high-level sensitive.

kGPIO_IntRisingEdge Set current pin interrupt is rising-edge sensitive.

kGPIO_IntFallingEdge Set current pin interrupt is falling-edge sensitive.

kGPIO_IntRisingOrFallingEdge Enable the edge select bit to override the ICR register's configuration.

11.7 **Function Documentation**

11.7.1 void GPIO_PinInit (GPIO_Type * base, uint32 t pin, const gpio_pin_config_t * Config_)

Parameters

base	GPIO base pointer.
pin	Specifies the pin number
Config	pointer to a gpio_pin_config_t structure that contains the configuration information.

11.7.2 void GPIO PinWrite (GPIO Type * base, uint32 t pin, uint8 t output)

base	GPIO base pointer.
pin	GPIO port pin number.
output	 GPIOpin output logic level. 0: corresponding pin output low-logic level. 1: corresponding pin output high-logic level.

11.7.3 static void GPIO_WritePinOutput (GPIO_Type * base, uint32_t pin, uint8_t output) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PinWrite.

11.7.4 static void GPIO_PortSet (GPIO_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
mask	GPIO pin number macro

11.7.5 static void GPIO_SetPinsOutput (GPIO_Type * base, uint32_t mask) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PortSet.

11.7.6 static void GPIO_PortClear (GPIO_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
mask	GPIO pin number macro

11.7.7 static void GPIO_ClearPinsOutput (GPIO_Type * base, uint32_t mask) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PortClear.

11.7.8 static void GPIO PortToggle (GPIO Type * base, uint32 t mask) [inline], [static]

Parameters

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
mask	GPIO pin number macro

11.7.9 static uint32 t GPIO PinRead (GPIO Type * base, uint32 t pin) [inline], [static]

Parameters

base	GPIO base pointer.
pin	GPIO port pin number.

Return values

GPIO	port input value.
0110	port input value.

11.7.10 static uint32 t GPIO ReadPinInput (GPIO Type * base, uint32 t pin) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PinRead.

11.7.11 static uint8_t GPIO_PinReadPadStatus (GPIO_Type * base, uint32_t pin) [inline], [static]

base	GPIO base pointer.
pin	GPIO port pin number.

Return values

GPIO	pin pad status value.

11.7.12 static uint8_t GPIO_ReadPadStatus (GPIO_Type * base, uint32_t pin) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO PinReadPadStatus.

11.7.13 void GPIO_PinSetInterruptConfig (GPIO_Type * base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode)

Parameters

base	GPIO base pointer.	
pin	GPIO port pin number.	
*	pointer to a gpio_interrupt_mode_t structure that contains the interrupt mode information.	

11.7.14 static void GPIO SetPinInterruptConfig (GPIO Type * base, uint32 t pin, gpio_interrupt_mode_t pinInterruptMode) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PinSetInterruptConfig.

11.7.15 static void GPIO PortEnableInterrupts (GPIO Type * base, uint32 t mask) [inline], [static]

base	GPIO base pointer.
mask	GPIO pin number macro.

11.7.16 static void GPIO_EnableInterrupts (GPIO_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPIO base pointer.
mask	GPIO pin number macro.

11.7.17 static void GPIO PortDisableInterrupts (GPIO Type * base, uint32 t mask) [inline], [static]

Parameters

base	GPIO base pointer.
mask	GPIO pin number macro.

11.7.18 static void GPIO DisableInterrupts (GPIO Type * base, uint32 t mask) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PortDisableInterrupts.

11.7.19 static uint32 t GPIO PortGetInterruptFlags (GPIO Type * base) [inline], [static]

Parameters

base	GPIO base pointer.

Return values

current	pin interrupt status flag.

11.7.20 static uint32_t GPIO_GetPinsInterruptFlags (GPIO_Type * base) [inline], [static]

Parameters

base	GPIO base pointer.
------	--------------------

Return values

current	pin interrupt status flag.

11.7.21 static void GPIO_PortClearInterruptFlags (GPIO_Type * base, uint32_t mask) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

base	GPIO base pointer.
mask	GPIO pin number macro.

11.7.22 static void GPIO_ClearPinsInterruptFlags (GPIO_Type * base, uint32_t mask) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

base	GPIO base pointer.
mask	GPIO pin number macro.

Chapter 12

I2C: Inter-Integrated Circuit Driver

12.1 Overview

Modules

- I2C CMSIS DriverI2C DriverI2C FreeRTOS Driver

12.2 I2C Driver

12.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Inter-Integrated Circuit (I2C) module of MC-UXpresso SDK devices.

The I2C driver includes functional APIs and transactional APIs.

Functional APIs target the low-level APIs. Functional APIs can be used for the I2C master/slave initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires knowing the I2C master peripheral and how to organize functional APIs to meet the application requirements. The I2C functional operation groups provide the functional APIs set.

Transactional APIs target the high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support asynchronous transfer. This means that the functions I2C_MasterTransfer-NonBlocking() set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the status.

12.2.2 Typical use case

12.2.2.1 Master Operation in functional method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/i2c

12.2.2.2 Master Operation in interrupt transactional method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/i2c

12.2.2.3 Slave Operation in functional method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/i2c

12.2.2.4 Slave Operation in interrupt transactional method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/i2c

Data Structures

• struct i2c master config

I2C master user configuration. More...

• struct i2c master transfer

I2C master transfer structure. More...

• struct _i2c_master_handle

I2C master handle structure. More...

• struct _i2c_slave_config

I2C slave user configuration. More...

• struct _i2c_slave_transfer

I2C slave transfer structure. More...

struct _i2c_slave_handle

I2C slave handle structure. More...

Macros

• #define I2C_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */

Retry times for waiting flag.

Typedefs

- typedef enum _i2c_direction i2c_direction_t
 - The direction of master and slave transfers.
- typedef struct _i2c_master_config i2c_master_config_t

I2C master user configuration.

- typedef struct _i2c_master_handle i2c_master_handle_t
 - *I2C* master handle typedef.
- typedef void(* i2c_master_transfer_callback_t)(I2C_Type *base, i2c_master_handle_t *handle, status_t status, void *userData)

I2C master transfer callback typedef.

- typedef struct _i2c_master_transfer i2c_master_transfer_t
 - I2C master transfer structure.
- typedef enum

```
_i2c_slave_transfer_event i2c_slave_transfer_event_t
```

Set of events sent to the callback for nonblocking slave transfers.

- typedef struct _i2c_slave_handle i2c_slave_handle_t
 - *I2C* slave handle typedef.
- typedef struct _i2c_slave_config i2c_slave_config_t

I2C slave user configuration.

- typedef struct <u>i2c_slave_transfer_i2c_slave_transfer_t</u>
 - *I2C* slave transfer structure.
- typedef void(* i2c_slave_transfer_callback_t)(I2C_Type *base, i2c_slave_transfer_t *xfer, void *userData)

I2C slave transfer callback typedef.

Enumerations

```
enum {
 kStatus_I2C_Busy = MAKE_STATUS(kStatusGroup_I2C, 0),
 kStatus I2C Idle = MAKE STATUS(kStatusGroup I2C, 1),
 kStatus_I2C_Nak = MAKE_STATUS(kStatusGroup_I2C, 2),
 kStatus I2C_ArbitrationLost = MAKE_STATUS(kStatusGroup_I2C, 3),
 kStatus I2C Timeout = MAKE STATUS(kStatusGroup I2C, 4),
 kStatus I2C Addr Nak = MAKE STATUS(kStatusGroup I2C, 5) }
    I2C status return codes.
enum _i2c_flags {
 kI2C ReceiveNakFlag = I2C I2SR RXAK MASK,
 kI2C_IntPendingFlag = I2C_I2SR_IIF_MASK,
 kI2C TransferDirectionFlag = I2C I2SR SRW MASK,
 kI2C_ArbitrationLostFlag = I2C_I2SR_IAL_MASK,
 kI2C BusBusyFlag = I2C I2SR IBB MASK,
 kI2C AddressMatchFlag = I2C I2SR IAAS MASK,
 kI2C_TransferCompleteFlag = I2C_I2SR_ICF_MASK }
    I2C peripheral flags.
• enum <u>i2c interrupt enable</u> { <u>kI2C GlobalInterruptEnable</u> = I2C <u>I2CR IIEN MASK</u> }
    I2C feature interrupt source.
enum _i2c_direction {
 kI2C_Write = 0x0U,
 kI2C Read = 0x1U }
    The direction of master and slave transfers.
enum _i2c_master_transfer_flags {
 kI2C TransferDefaultFlag = 0x0U,
 kI2C_TransferNoStartFlag = 0x1U,
 kI2C_TransferRepeatedStartFlag = 0x2U,
 kI2C TransferNoStopFlag = 0x4U }
    I2C transfer control flag.
enum _i2c_slave_transfer_event {
 kI2C SlaveAddressMatchEvent = 0x01U,
 kI2C_SlaveTransmitEvent = 0x02U,
 kI2C SlaveReceiveEvent = 0x04U,
 kI2C SlaveTransmitAckEvent = 0x08U,
 kI2C_SlaveCompletionEvent = 0x20U,
 kI2C SlaveAllEvents }
    Set of events sent to the callback for nonblocking slave transfers.
```

Driver version

• #define FSL_I2C_DRIVER_VERSION (MAKE_VERSION(2, 0, 7)) *I2C driver version.*

Initialization and deinitialization

 void I2C_MasterInit (I2C_Type *base, const i2c_master_config_t *masterConfig, uint32_t src-Clock Hz)

Initializes the I2C peripheral.

• void I2C_MasterDeinit (I2C_Type *base)

De-initializes the I2C master peripheral.

void I2C_MasterGetDefaultConfig (i2c_master_config_t *masterConfig)

Sets the I2C master configuration structure to default values.

• void I2C_SlaveInit (I2C_Type *base, const i2c_slave_config_t *slaveConfig)

Initializes the I2C peripheral.

• void I2C_SlaveDeinit (I2C_Type *base)

De-initializes the I2C slave peripheral.

void I2C_SlaveGetDefaultConfig (i2c_slave_config_t *slaveConfig)

Sets the I2C slave configuration structure to default values.

• static void I2C_Enable (I2C_Type *base, bool enable)

Enables or disables the I2C peripheral operation.

Status

• static uint32_t I2C_MasterGetStatusFlags (I2C_Type *base)

Gets the I2C status flags.

• static void I2C_MasterClearStatusFlags (I2C_Type *base, uint32_t statusMask)

Clears the I2C status flag state.

• static uint32_t I2C_SlaveGetStatusFlags (I2C_Type *base)

Gets the I2C status flags.

• static void I2C_SlaveClearStatusFlags (I2C_Type *base, uint32_t statusMask)

Clears the I2C status flag state.

Interrupts

• void I2C_EnableInterrupts (I2C_Type *base, uint32_t mask)

Enables I2C interrupt requests.

• void I2C_DisableInterrupts (I2C_Type *base, uint32_t mask)

Disables I2C interrupt requests.

Bus Operations

- void I2C_MasterSetBaudRate (I2C_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz) Sets the I2C master transfer baud rate.
- status_t I2C_MasterStart (I2C_Type *base, uint8_t address, i2c_direction_t direction)

 Sends a START on the I2C bus.
- status t I2C MasterStop (I2C Type *base)

Sends a STOP signal on the I2C bus.

• status_t I2C_MasterRepeatedStart (I2C_Type *base, uint8_t address, i2c_direction_t direction) Sends a REPEATED START on the I2C bus. • status_t I2C_MasterWriteBlocking (I2C_Type *base, const uint8_t *txBuff, size_t txSize, uint32_t flags)

Performs a polling send transaction on the I2C bus.

- status_t I2C_MasterReadBlocking (I2C_Type *base, uint8_t *rxBuff, size_t rxSize, uint32_t flags)

 Performs a polling receive transaction on the I2C bus.
- status_t I2C_SlaveWriteBlocking (I2C_Type *base, const uint8_t *txBuff, size_t txSize)

 Performs a polling send transaction on the I2C bus.
- status_t I2C_SlaveReadBlocking (I2C_Type *base, uint8_t *rxBuff, size_t rxSize)

Performs a polling receive transaction on the I2C bus.

• status_t I2C_MasterTransferBlocking (I2C_Type *base, i2c_master_transfer_t *xfer)

Performs a master polling transfer on the I2C bus.

Transactional

• void I2C_MasterTransferCreateHandle (I2C_Type *base, i2c_master_handle_t *handle, i2c_master_transfer_callback_t callback, void *userData)

Initializes the I2C handle which is used in transactional functions.

status_t I2C_MasterTransferNonBlocking (I2C_Type *base, i2c_master_handle_t *handle, i2c_master_transfer_t *xfer)

Performs a master interrupt non-blocking transfer on the I2C bus.

• status_t I2C_MasterTransferGetCount (I2C_Type *base, i2c_master_handle_t *handle, size_t *count)

Gets the master transfer status during a interrupt non-blocking transfer.

• status_t I2C_MasterTransferAbort (I2C_Type *base, i2c_master_handle_t *handle)

Aborts an interrupt non-blocking transfer early.

• void I2C_MasterTransferHandleIRQ (I2C_Type *base, void *i2cHandle)

Master interrupt handler.

• void I2C_SlaveTransferCreateHandle (I2C_Type *base, i2c_slave_handle_t *handle, i2c_slave_transfer_callback_t callback, void *userData)

Initializes the I2C handle which is used in transactional functions.

• status_t_I2C_SlaveTransferNonBlocking (I2C_Type *base, i2c_slave_handle_t *handle, uint32_t eventMask)

Starts accepting slave transfers.

• void I2C_SlaveTransferAbort (I2C_Type *base, i2c_slave_handle_t *handle)

Aborts the slave transfer.

- status_t I2C_SlaveTransferGetCount (I2C_Type *base, i2c_slave_handle_t *handle, size_t *count)

 Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.
- void I2C_SlaveTransferHandleIRQ (I2C_Type *base, void *i2cHandle)

Slave interrupt handler.

12.2.3 Data Structure Documentation

12.2.3.1 struct i2c master config

Data Fields

• bool enableMaster

Enables the I2C peripheral at initialization time.

• uint32_t baudRate_Bps

Baud rate configuration of I2C peripheral.

Field Documentation

- (1) bool _i2c_master_config::enableMaster
- (2) uint32_t _i2c_master_config::baudRate_Bps

12.2.3.2 struct i2c master transfer

Data Fields

• uint32 t flags

A transfer flag which controls the transfer.

• uint8_t slaveAddress

7-bit slave address.

• i2c direction t direction

A transfer direction, read or write.

• uint32_t subaddress

A sub address.

• uint8 t subaddressSize

A size of the command buffer.

• uint8 t *volatile data

A transfer buffer.

• volatile size_t dataSize

A transfer size.

Field Documentation

- (1) uint32_t _i2c_master_transfer::flags
- (2) uint8_t _i2c_master_transfer::slaveAddress
- (3) i2c_direction_t i2c master transfer::direction
- (4) uint32_t _i2c_master_transfer::subaddress

Transferred MSB first.

- (5) uint8 t i2c master transfer::subaddressSize
- (6) uint8_t* volatile _i2c_master_transfer::data
- (7) volatile size t i2c master transfer::dataSize

12.2.3.3 struct i2c master handle

Data Fields

- i2c_master_transfer_t transfer
 - I2C master transfer copy.
- size_t transferSize

Total bytes to be transferred.

- uint8 t state
 - A transfer state maintained during transfer.
- i2c_master_transfer_callback_t completionCallback

A callback function called when the transfer is finished.

void * userData

A callback parameter passed to the callback function.

Field Documentation

- (1) i2c_master_transfer_t i2c master handle::transfer
- (2) size_t _i2c_master_handle::transferSize
- (3) uint8 t i2c master handle::state
- (4) i2c_master_transfer_callback_t _i2c_master_handle::completionCallback
- (5) void* _i2c_master_handle::userData
- 12.2.3.4 struct _i2c_slave_config

Data Fields

- bool enableSlave
 - Enables the I2C peripheral at initialization time.
- uint16_t slaveAddress

A slave address configuration.

Field Documentation

- (1) bool _i2c_slave_config::enableSlave
- (2) uint16 t i2c slave config::slaveAddress

12.2.3.5 struct i2c slave transfer

Data Fields

• i2c_slave_transfer_event_t event

A reason that the callback is invoked.

• uint8 t *volatile data

A transfer buffer.

• volatile size_t dataSize

A transfer size.

• status_t completionStatus

Success or error code describing how the transfer completed.

• size t transferredCount

A number of bytes actually transferred since the start or since the last repeated start.

Field Documentation

- (1) i2c_slave_transfer_event_t i2c slave transfer::event
- (2) uint8_t* volatile _i2c_slave_transfer::data
- (3) volatile size t i2c slave transfer::dataSize
- (4) status_t _i2c_slave_transfer::completionStatus

Only applies for kI2C_SlaveCompletionEvent.

(5) size_t _i2c_slave_transfer::transferredCount

12.2.3.6 struct i2c slave handle

Data Fields

• volatile uint8 t state

A transfer state maintained during transfer.

• i2c_slave_transfer_t transfer

I2C slave transfer copy.

• uint32_t eventMask

A mask of enabled events.

• i2c_slave_transfer_callback_t callback

A callback function called at the transfer event.

void * userData

A callback parameter passed to the callback.

Field Documentation

- (1) volatile uint8_t _i2c_slave_handle::state
- (2) i2c_slave_transfer_t _i2c_slave_handle::transfer
- (3) uint32_t _i2c_slave_handle::eventMask
- (4) i2c_slave_transfer_callback_t _i2c_slave_handle::callback
- (5) void* i2c slave handle::userData
- 12.2.4 Macro Definition Documentation
- 12.2.4.1 #define FSL_I2C_DRIVER_VERSION (MAKE_VERSION(2, 0, 7))
- 12.2.4.2 #define I2C_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */
- 12.2.5 Typedef Documentation
- 12.2.5.1 typedef enum i2c direction i2c direction t
- 12.2.5.2 typedef struct _i2c_master_config i2c_master_config_t
- 12.2.5.3 typedef struct _i2c_master_handle i2c_master_handle_t
- 12.2.5.4 typedef void(* i2c_master_transfer_callback_t)(I2C_Type *base, i2c_master_handle_t *handle, status_t status, void *userData)
- 12.2.5.5 typedef struct _i2c_master_transfer i2c_master_transfer_t
- 12.2.5.6 typedef enum _i2c_slave_transfer_event i2c_slave_transfer_event_t

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C_SlaveTransferNonBlocking() to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

```
12.2.5.7 typedef struct _i2c_slave_handle i2c_slave_handle t
```

```
12.2.5.8 typedef struct <u>i2c_slave_config_i2c_slave_config_t</u>
```

12.2.5.9 typedef struct i2c slave transfer i2c slave transfer t

12.2.5.10 typedef void(* i2c_slave_transfer_callback_t)(I2C_Type *base, i2c slave transfer t *xfer, void *userData)

12.2.6 Enumeration Type Documentation

12.2.6.1 anonymous enum

Enumerator

kStatus_12C_Busy I2C is busy with current transfer.

kStatus I2C Idle Bus is Idle.

kStatus_I2C_Nak NAK received during transfer.

kStatus_I2C_ArbitrationLost Arbitration lost during transfer.

kStatus 12C Timeout Timeout polling status flags.

kStatus_I2C_Addr_Nak NAK received during the address probe.

12.2.6.2 enum _i2c_flags

The following status register flags can be cleared:

- kI2C_ArbitrationLostFlag
- kI2C_IntPendingFlag

Note

These enumerations are meant to be OR'd together to form a bit mask.

Enumerator

kI2C_ReceiveNakFlag I2C receive NAK flag.

kI2C_IntPendingFlag I2C interrupt pending flag.

kI2C_TransferDirectionFlag I2C transfer direction flag.

kI2C_ArbitrationLostFlag I2C arbitration lost flag.

kI2C_BusBusyFlag I2C bus busy flag.

kI2C AddressMatchFlag I2C address match flag.

kI2C TransferCompleteFlag I2C transfer complete flag.

12.2.6.3 enum _i2c_interrupt_enable

Enumerator

kI2C_GlobalInterruptEnable I2C global interrupt.

12.2.6.4 enum _i2c_direction

Enumerator

kI2C Write Master transmits to the slave.

kI2C_Read Master receives from the slave.

12.2.6.5 enum _i2c_master_transfer_flags

Enumerator

kI2C_TransferDefaultFlag A transfer starts with a start signal, stops with a stop signal.

k12C_TransferNoStartFlag A transfer starts without a start signal, only support write only or write+read with no start flag, do not support read only with no start flag.

kI2C_TransferRepeatedStartFlag A transfer starts with a repeated start signal.

kI2C_TransferNoStopFlag A transfer ends without a stop signal.

12.2.6.6 enum _i2c_slave_transfer_event

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C_SlaveTransferNonBlocking() to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

Enumerator

kI2C_SlaveAddressMatchEvent Received the slave address after a start or repeated start.

kI2C_SlaveTransmitEvent A callback is requested to provide data to transmit (slave-transmitter role).

kI2C_SlaveReceiveEvent A callback is requested to provide a buffer in which to place received data (slave-receiver role).

kI2C_SlaveTransmitAckEvent A callback needs to either transmit an ACK or NACK.

kI2C_SlaveCompletionEvent A stop was detected or finished transfer, completing the transfer.

kI2C_SlaveAllEvents A bit mask of all available events.

12.2.7 Function Documentation

12.2.7.1 void I2C_MasterInit (I2C_Type * base, const i2c_master_config_t * masterConfig, uint32_t srcClock_Hz)

Call this API to ungate the I2C clock and configure the I2C with master configuration.

Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can be custom filled or it can be set with default values by using the I2C_MasterGetDefaultConfig(). After calling this API, the master is ready to transfer. This is an example.

```
* i2c_master_config_t config = {
* .enableMaster = true,
* .baudRate_Bps = 100000
* };
* I2C_MasterInit(I2CO, &config, 12000000U);
```

Parameters

base	I2C base pointer
masterConfig	A pointer to the master configuration structure
srcClock_Hz	I2C peripheral clock frequency in Hz

12.2.7.2 void I2C_MasterDeinit (I2C_Type * base)

Call this API to gate the I2C clock. The I2C master module can't work unless the I2C_MasterInit is called.

Parameters

```
base I2C base pointer
```

12.2.7.3 void I2C_MasterGetDefaultConfig (i2c_master_config_t * masterConfig)

The purpose of this API is to get the configuration structure initialized for use in the I2C_MasterInit(). Use the initialized structure unchanged in the I2C_MasterInit() or modify the structure before calling the I2C_MasterInit(). This is an example.

```
* i2c_master_config_t config;
* I2C_MasterGetDefaultConfig(&config);
```

masterConfig	A pointer to the master configuration structure.
--------------	--

12.2.7.4 void I2C_SlaveInit (I2C_Type * base, const i2c_slave_config_t * slaveConfig_)

Call this API to ungate the I2C clock and initialize the I2C with the slave configuration.

Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can partly be set with default values by I2C_SlaveGetDefaultConfig() or it can be custom filled by the user. This is an example.

```
* i2c_slave_config_t config = {
* .enableSlave = true,
* .slaveAddress = 0x1DU,
* };
* I2C_SlaveInit(I2C0, &config);
*
```

Parameters

base	I2C base pointer
slaveConfig	A pointer to the slave configuration structure

12.2.7.5 void I2C_SlaveDeinit (I2C_Type * base)

Calling this API gates the I2C clock. The I2C slave module can't work unless the I2C_SlaveInit is called to enable the clock.

Parameters

base	I2C base pointer
------	------------------

12.2.7.6 void I2C_SlaveGetDefaultConfig ($i2c_slave_config_t * slaveConfig$)

The purpose of this API is to get the configuration structure initialized for use in the I2C_SlaveInit(). Modify fields of the structure before calling the I2C_SlaveInit(). This is an example.

```
* i2c_slave_config_t config;
* I2C_SlaveGetDefaultConfig(&config);
...
```

slaveConfig	A pointer to the slave configuration structure.
-------------	---

12.2.7.7 static void I2C_Enable (I2C_Type * base, bool enable) [inline], [static]

Parameters

base	I2C base pointer
enable	Pass true to enable and false to disable the module.

12.2.7.8 static uint32_t I2C_MasterGetStatusFlags (I2C_Type * base) [inline], [static]

Parameters

base	I2C base pointer
------	------------------

Returns

status flag, use status flag to AND _i2c_flags to get the related status.

12.2.7.9 static void I2C_MasterClearStatusFlags (I2C_Type * base, uint32_t statusMask) [inline], [static]

The following status register flags can be cleared kI2C_ArbitrationLostFlag and kI2C_IntPendingFlag.

Parameters

base	I2C base pointer
statusMask	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values: • kI2C_ArbitrationLostFlag • kI2C_IntPendingFlag

12.2.7.10 static uint32_t I2C_SlaveGetStatusFlags (I2C_Type * base) [inline], [static]

base	I2C base pointer
------	------------------

Returns

status flag, use status flag to AND _i2c_flags to get the related status.

static void I2C_SlaveClearStatusFlags (I2C_Type * base, uint32_t statusMask 12.2.7.11) [inline], [static]

The following status register flags can be cleared kI2C_ArbitrationLostFlag and kI2C_IntPendingFlag

Parameters

base	I2C base pointer
statusMask	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values: • kI2C_IntPendingFlagFlag

12.2.7.12 void I2C_EnableInterrupts (I2C_Type * base, uint32_t mask)

Parameters

base	I2C base pointer
mask	 interrupt source The parameter can be combination of the following source if defined: kI2C_GlobalInterruptEnable kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable kI2C_SdaTimeoutInterruptEnable

12.2.7.13 void I2C_DisableInterrupts (I2C_Type * base, uint32_t mask)

Parameters

base	I2C base pointer
mask	 interrupt source The parameter can be combination of the following source if defined: kI2C_GlobalInterruptEnable kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable kI2C_SdaTimeoutInterruptEnable

12.2.7.14 void I2C_MasterSetBaudRate (I2C_Type * base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)

Parameters

base	I2C base pointer	
baudRate_Bps	the baud rate value in bps	
srcClock_Hz	Source clock	

12.2.7.15 status_t I2C_MasterStart (I2C_Type * base, uint8_t address, i2c_direction_t direction)

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

Parameters

base	I2C peripheral base pointer
address	7-bit slave device address.
direction	Master transfer directions(transmit/receive).

Return values

kStatus_Success	Successfully send the start signal.
kStatus_I2C_Busy	Current bus is busy.

12.2.7.16 status_t I2C_MasterStop (I2C_Type * base)

Return values

kStatus_Success	Successfully send the stop signal.
kStatus_I2C_Timeout	Send stop signal failed, timeout.

12.2.7.17 status_t I2C_MasterRepeatedStart (I2C_Type * base, uint8_t address, i2c_direction_t direction)

Parameters

base	I2C peripheral base pointer
address	7-bit slave device address.
direction	Master transfer directions(transmit/receive).

Return values

kStatus_Success	Successfully send the start signal.
kStatus_I2C_Busy	Current bus is busy but not occupied by current I2C master.

12.2.7.18 status_t I2C_MasterWriteBlocking (I2C_Type * base, const uint8_t * txBuff, size_t txSize, uint32_t flags)

Parameters

base	The I2C peripheral base pointer.
txBuff	The pointer to the data to be transferred.
txSize	The length in bytes of the data to be transferred.
flags	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

12.2.7.19 status_t I2C_MasterReadBlocking (I2C_Type * base, uint8_t * rxBuff, size_t rxSize, uint32_t flags)

Note

The I2C_MasterReadBlocking function stops the bus before reading the final byte. Without stopping the bus prior for the final read, the bus issues another read, resulting in garbage data being read into the data register.

Parameters

base	I2C peripheral base pointer.
rxBuff	The pointer to the data to store the received data.
rxSize	The length in bytes of the data to be received.
flags	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Timeout	Send stop signal failed, timeout.

12.2.7.20 status_t I2C_SlaveWriteBlocking (I2C_Type * base, const uint8_t * txBuff, size_t txSize)

Parameters

base	The I2C peripheral base pointer.
txBuff	The pointer to the data to be transferred.
txSize	The length in bytes of the data to be transferred.

Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

status_t I2C_SlaveReadBlocking (I2C_Type * base, uint8_t * rxBuff, size_t 12.2.7.21 rxSize)

base	I2C peripheral base pointer.
rxBuff	The pointer to the data to store the received data.
rxSize	The length in bytes of the data to be received.

12.2.7.22 status_t I2C_MasterTransferBlocking (I2C_Type * base, i2c_master_transfer_t * xfer)

Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

Parameters

base	I2C peripheral base address.
xfer	Pointer to the transfer structure.

Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Busy	Previous transmission still not finished.
kStatus_I2C_Timeout	Transfer error, wait signal timeout.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

12.2.7.23 void I2C_MasterTransferCreateHandle (I2C_Type * base, i2c_master_handle_t * handle, i2c_master_transfer_callback_t callback, void * userData)

Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure to store the transfer state.
callback	pointer to user callback function.
userData	user parameter passed to the callback function.

12.2.7.24 status_t I2C_MasterTransferNonBlocking (I2C_Type * base, i2c_master_handle_t * handle, i2c_master_transfer_t * xfer)

Note

Calling the API returns immediately after transfer initiates. The user needs to call I2C_MasterGet-TransferCount to poll the transfer status to check whether the transfer is finished. If the return status is not kStatus_I2C_Busy, the transfer is finished.

Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state.
xfer	pointer to i2c_master_transfer_t structure.

Return values

kStatus_Success	Successfully start the data transmission.
kStatus_I2C_Busy	Previous transmission still not finished.
kStatus_I2C_Timeout	Transfer error, wait signal timeout.

12.2.7.25 status_t I2C_MasterTransferGetCount (I2C_Type * base, i2c_master_handle_t * handle, size_t * count)

Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state.
count	Number of bytes transferred so far by the non-blocking transaction.

Return values

kStatus_InvalidArgument	count is Invalid.
kStatus_Success	Successfully return the count.

12.2.7.26 status_t I2C_MasterTransferAbort (I2C_Type * base, i2c_master_handle_t * handle)

Note

This API can be called at any time when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state

Return values

kStatus_I2C_Timeout	Timeout during polling flag.
kStatus_Success	Successfully abort the transfer.

12.2.7.27 void I2C_MasterTransferHandleIRQ (I2C_Type * base, void * i2cHandle)

Parameters

base	I2C base pointer.
i2cHandle	pointer to i2c_master_handle_t structure.

12.2.7.28 void I2C SlaveTransferCreateHandle (I2C Type * base, i2c_slave_handle_t * handle, i2c_slave_transfer_callback_t callback, void * userData)

Parameters

base	I2C base pointer.
handle	pointer to i2c_slave_handle_t structure to store the transfer state.
callback	pointer to user callback function.
userData	user parameter passed to the callback function.

12.2.7.29 status_t I2C_SlaveTransferNonBlocking (I2C_Type * base, i2c_slave_handle_t * handle, uint32 t eventMask)

Call this API after calling the I2C_SlaveInit() and I2C_SlaveTransferCreateHandle() to start processing transactions driven by an I2C master. The slave monitors the I2C bus and passes events to the callback that was passed into the call to I2C_SlaveTransferCreateHandle(). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c_slave_transfer_event_t enumerators for the events you wish to receive. The k-I2C_SlaveTransmitEvent and kLPI2C_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C_SlaveAllEvents constant is provided as a convenient way to enable all events.

Parameters

base	The I2C peripheral base address.
handle	Pointer to i2c_slave_handle_t structure which stores the transfer state.
eventMask	Bit mask formed by OR'ing together i2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C_SlaveAllEvents to enable all events.

Return values

kStatus_Success	Slave transfers were successfully started.
kStatus_I2C_Busy	Slave transfers have already been started on this handle.

12.2.7.30 void I2C_SlaveTransferAbort (I2C_Type * base, i2c_slave_handle_t * handle)

Note

This API can be called at any time to stop slave for handling the bus events.

Parameters

base	I2C base pointer.
handle	pointer to i2c_slave_handle_t structure which stores the transfer state.

12.2.7.31 status_t I2C_SlaveTransferGetCount (I2C_Type * base, i2c_slave_handle_t * handle, size_t * count)

Parameters

base	I2C base pointer.
handle	pointer to i2c_slave_handle_t structure.
count	Number of bytes transferred so far by the non-blocking transaction.

Return values

kStatus_InvalidArgument	count is Invalid.
kStatus_Success	Successfully return the count.

12.2.7.32 void I2C_SlaveTransferHandleIRQ (I2C_Type * base, void * i2cHandle)

Parameters

base	I2C base pointer.
i2cHandle	pointer to i2c_slave_handle_t structure which stores the transfer state

12.3 **I2C FreeRTOS Driver**

12.3.1 Overview

Driver version

• #define FSL 12C FREERTOS DRIVER VERSION (MAKE VERSION(2, 0, 7)) I2C FreeRTOS driver version.

I2C RTOS Operation

- status_t I2C_RTOS_Init (i2c_rtos_handle_t *handle, I2C_Type *base, const i2c_master_config_t *masterConfig, uint32 t srcClock Hz) Initializes I2C.
- status_t I2C_RTOS_Deinit (i2c_rtos_handle_t *handle) Deinitializes the I2C.
- status_t I2C_RTOS_Transfer (i2c_rtos_handle_t *handle, i2c_master_transfer_t *transfer) Performs the I2C transfer.

12.3.2 Macro Definition Documentation

12.3.2.1 #define FSL I2C FREERTOS DRIVER VERSION (MAKE_VERSION(2, 0, 7))

12.3.3 Function Documentation

12.3.3.1 status_t I2C_RTOS_Init (i2c_rtos_handle_t * handle, I2C_Type * base, const i2c master config t * masterConfig, uint32 t srcClock Hz)

This function initializes the I2C module and the related RTOS context.

Parameters

handle	The RTOS I2C handle, the pointer to an allocated space for RTOS context.
base	The pointer base address of the I2C instance to initialize.
masterConfig	The configuration structure to set-up I2C in master mode.
srcClock_Hz	The frequency of an input clock of the I2C module.

Returns

status of the operation.

12.3.3.2 status_t I2C_RTOS_Deinit (i2c_rtos_handle_t * handle)

This function deinitializes the I2C module and the related RTOS context.

handle	The RTOS I2C handle.
--------	----------------------

12.3.3.3 status_t I2C_RTOS_Transfer (i2c_rtos_handle_t * handle, i2c_master_transfer_t * transfer)

This function performs the I2C transfer according to the data given in the transfer structure.

Parameters

handle	The RTOS I2C handle.
transfer	A structure specifying the transfer parameters.

Returns

status of the operation.

12.4 I2C CMSIS Driver

This section describes the programming interface of the I2C Cortex Microcontroller Software Interface Standard (CMSIS) driver. This driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage methord see http://www.keil.-com/pack/doc/cmsis/Driver/html/index.html.

The I2C CMSIS driver includes transactional APIs.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code accessing the hardware registers.

12.4.1 I2C CMSIS Driver

12.4.1.1 Master Operation in interrupt transactional method

12.4.1.2 Slave Operation in interrupt transactional method

```
void I2C_SlaveSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
     {
        g_SlaveCompletionFlag = true;
    }
}
/*Init I2C1*/
Driver_I2C1.Initialize(I2C_SlaveSignalEvent_t);
```

I2C CMSIS Driver

```
Driver_I2C1.PowerControl(ARM_POWER_FULL);
/*config slave addr*/
Driver_I2C1.Control(ARM_I2C_OWN_ADDRESS, I2C_MASTER_SLAVE_ADDR);
/*start transfer*/
Driver_I2C1.SlaveReceive(g_slave_buff, I2C_DATA_LENGTH);
/\star~ Wait for transfer completed. \star/
while (!g_SlaveCompletionFlag)
g_SlaveCompletionFlag = false;
```

Chapter 13

PWM: Pulse Width Modulation Driver

13.1 **Overview**

The MCUXpresso SDK provides a peripheral driver for the Pulse Width Modulation (PWM) module of MCUXpresso SDK devices.

13.2 **PWM Driver**

13.2.1 Initialization and deinitialization

The function PWM_Init() initializes the PWM with a specified configurations. The function PWM_Get-DefaultConfig() gets the default configurations. The initialization function configures the PWM for the requested register update mode for registers with buffers.

The function PWM Deinit() disables the PWM counter and turns off the module clock.

13.3 Typical use case

13.3.1 PWM output

Output PWM signal on PWM3 module with different dutycycles. Periodically update the PWM signal duty cycle. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pwm

Typedefs

- typedef enum _pwm_clock_source pwm_clock_source_t PWM clock source select.
- typedef enum _pwm_fifo_water_mark pwm_fifo_water_mark_t PWM FIFO water mark select.
- typedef enum _pwm_byte_data_swap pwm_byte_data_swap_t PWM byte data swap select.
- typedef enum
 - _pwm_half_word_data_swap pwm_half_word_data_swap_t PWM half-word data swap select.
- typedef enum
 - _pwm_output_configuration pwm_output_configuration_t PWM Output Configuration.
- typedef enum _pwm_sample_repeat pwm_sample_repeat_t
 - PWM FIFO sample repeat It determines the number of times each sample from the FIFO is to be used.
- typedef enum _pwm_interrupt_enable pwm_interrupt_enable_t *List of PWM interrupt options.*
- typedef enum _pwm_status_flags pwm_status_flags_t

List of PWM status flags. • typedef enum _pwm_fifo_available pwm_fifo_available_t List of PWM FIFO available.

Enumerations

```
enum _pwm_clock_source {
  kPWM_PeripheralClock = 1U,
 kPWM_HighFrequencyClock,
 kPWM LowFrequencyClock }
    PWM clock source select.
enum _pwm_fifo_water_mark {
  kPWM FIFOWaterMark 1 = 0U,
 kPWM_FIFOWaterMark_2,
 kPWM_FIFOWaterMark_3,
 kPWM FIFOWaterMark 4 }
    PWM FIFO water mark select.
enum _pwm_byte_data_swap {
  kPWM_ByteNoSwap = 0U,
 kPWM_ByteSwap }
    PWM byte data swap select.
enum _pwm_half_word_data_swap {
  kPWM HalfWordNoSwap = 0U,
 kPWM_HalfWordSwap }
    PWM half-word data swap select.
enum _pwm_output_configuration {
  kPWM_SetAtRolloverAndClearAtcomparison = 0U,
 kPWM_ClearAtRolloverAndSetAtcomparison,
 kPWM NoConfigure }
    PWM Output Configuration.
enum _pwm_sample_repeat {
  kPWM EachSampleOnce = 0u,
 kPWM_EachSampletwice,
 kPWM_EachSampleFourTimes,
 kPWM EachSampleEightTimes }
    PWM FIFO sample repeat It determines the number of times each sample from the FIFO is to be used.
enum _pwm_interrupt_enable {
 kPWM_FIFOEmptyInterruptEnable = (1U << 0),
 kPWM RolloverInterruptEnable = (1U \ll 1),
  kPWM_CompareInterruptEnable = (1U << 2)
    List of PWM interrupt options.
enum _pwm_status_flags {
  kPWM_FIFOEmptyFlag = (1U << 3),
 kPWM_RolloverFlag = (1U << 4),
 kPWM CompareFlag = (1U << 5),
 kPWM_FIFOWriteErrorFlag }
    List of PWM status flags.
```

```
    enum _pwm_fifo_available {
        kPWM_NoDataInFIFOFlag = 0U,
        kPWM_OneWordInFIFOFlag,
        kPWM_TwoWordsInFIFOFlag,
        kPWM_ThreeWordsInFIFOFlag,
        kPWM_FourWordsInFIFOFlag }
        List of PWM FIFO available.
```

Functions

- static void PWM_SoftwareReset (PWM_Type *base) Sofrware reset.
- static void PWM_SetPeriodValue (PWM_Type *base, uint32_t value)

 Sets the PWM period value.
- static uint32_t PWM_GetPeriodValue (PWM_Type *base) Gets the PWM period value.
- static uint32_t PWM_GetCounterValue (PWM_Type *base)

 Gets the PWM counter value.

Driver version

• #define FSL_PWM_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))

Version 2.0.0.

Initialization and deinitialization

- status_t PWM_Init (PWM_Type *base, const pwm_config_t *config)

 Ungates the PWM clock and configures the peripheral for basic operation.
- void PWM_Deinit (PWM_Type *base)

Gate the PWM submodule clock.

• void PWM_GetDefaultConfig (pwm_config_t *config)

Fill in the PWM config struct with the default settings.

PWM start and stop.

- static void PWM_StartTimer (PWM_Type *base)

 Starts the PWM counter when the PWM is enabled.
- static void PWM_StopTimer (PWM_Type *base) Stops the PWM counter when the pwm is disabled.

Interrupt Interface

- static void PWM_EnableInterrupts (PWM_Type *base, uint32_t mask) Enables the selected PWM interrupts.
- static void PWM_DisableInterrupts (PWM_Type *base, uint32_t mask)

 Disables the selected PWM interrupts.
- static uint32_t PWM_GetEnabledInterrupts (PWM_Type *base) Gets the enabled PWM interrupts.

Status Interface

- static uint32_t PWM_GetStatusFlags (PWM_Type *base) Gets the PWM status flags.
- static void PWM_clearStatusFlags (PWM_Type *base, uint32_t mask)

 Clears the PWM status flags.
- static uint32_t PWM_GetFIFOAvailable (PWM_Type *base)

 Gets the PWM FIFO available.

Sample Interface

- static void PWM_SetSampleValue (PWM_Type *base, uint32_t value) Sets the PWM sample value.
- static uint32_t PWM_GetSampleValue (PWM_Type *base) Gets the PWM sample value.

13.4 Typedef Documentation

- 13.4.1 typedef enum _pwm_clock_source pwm_clock_source_t
- 13.4.2 typedef enum _pwm_fifo_water_mark pwm_fifo_water_mark_t

Sets the data level at which the FIFO empty flag will be set

13.4.3 typedef enum _pwm_byte_data_swap pwm_byte_data_swap_t

It determines the byte ordering of the 16-bit data when it goes into the FIFO from the sample register.

- 13.4.4 typedef enum _pwm_half_word_data_swap pwm_half_word_data_swap_t
- 13.5 Enumeration Type Documentation
- 13.5.1 enum _pwm_clock_source

Enumerator

kPWM_PeripheralClock The Peripheral clock is used as the clock.kPWM_HighFrequencyClock High-frequency reference clock is used as the clock.kPWM_LowFrequencyClock Low-frequency reference clock(32KHz) is used as the clock.

13.5.2 enum _pwm_fifo_water_mark

Sets the data level at which the FIFO empty flag will be set

Enumeration Type Documentation

Enumerator

kPWM_FIFOWaterMark_1 FIFO empty flag is set when there are more than or equal to 1 empty slots.

kPWM_FIFOWaterMark_2 FIFO empty flag is set when there are more than or equal to 2 empty slots.

kPWM_FIFOWaterMark_3 FIFO empty flag is set when there are more than or equal to 3 empty slots.

kPWM_FIFOWaterMark_4 FIFO empty flag is set when there are more than or equal to 4 empty slots.

13.5.3 enum _pwm_byte_data_swap

It determines the byte ordering of the 16-bit data when it goes into the FIFO from the sample register.

Enumerator

kPWM_ByteNoSwap byte ordering remains the samekPWM_ByteSwap byte ordering is reversed

13.5.4 enum _pwm_half_word_data_swap

Enumerator

kPWM_HalfWordNoSwap Half word swapping does not take place. *kPWM_HalfWordSwap* Half word from write data bus are swapped.

13.5.5 enum _pwm_output_configuration

Enumerator

kPWM_SetAtRolloverAndClearAtcomparison Output pin is set at rollover and cleared at comparison.

kPWM_ClearAtRolloverAndSetAtcomparison Output pin is cleared at rollover and set at comparison.

kPWM_NoConfigure PWM output is disconnected.

13.5.6 enum _pwm_sample_repeat

Enumerator

kPWM_EachSampleOnce Use each sample once.

kPWM_EachSampletwice Use each sample twice.kPWM_EachSampleFourTimes Use each sample four times.kPWM EachSampleEightTimes Use each sample eight times.

13.5.7 enum _pwm_interrupt_enable

Enumerator

kPWM_FIFOEmptyInterruptEnable This bit controls the generation of the FIFO Empty interrupt.

kPWM_RolloverInterruptEnable This bit controls the generation of the Rollover interrupt. *kPWM_CompareInterruptEnable* This bit controls the generation of the Compare interrupt.

13.5.8 enum _pwm_status_flags

Enumerator

kPWM_FIFOEmptyFlag This bit indicates the FIFO data level in comparison to the water level set by FWM field in the control register.

kPWM_RolloverFlag This bit shows that a roll-over event has occurred.

kPWM_CompareFlag This bit shows that a compare event has occurred.

kPWM_FIFOWriteErrorFlag This bit shows that an attempt has been made to write FIFO when it is full.

13.5.9 enum _pwm_fifo_available

Enumerator

kPWM_NoDataInFIFOFlag No data available.
kPWM_OneWordInFIFOFlag 1 word of data in FIFO
kPWM_TwoWordsInFIFOFlag 2 word of data in FIFO
kPWM_ThreeWordsInFIFOFlag 3 word of data in FIFO
kPWM_FourWordsInFIFOFlag 4 word of data in FIFO

13.6 Function Documentation

13.6.1 status_t PWM Init (PWM Type * base, const pwm config t * config)

Note

This API should be called at the beginning of the application using the PWM driver.

base	PWM peripheral base address
config	Pointer to user's PWM config structure.

Returns

kStatus_Success means success; else failed.

13.6.2 void PWM Deinit (PWM Type * base)

Parameters

base	PWM peripheral base address

13.6.3 void PWM_GetDefaultConfig (pwm_config_t * config)

The default values are:

```
config->enableStopMode = false;
config->enableDozeMode = false;
config->enableWaitMode = false;
config->enableDozeMode = false;
config->clockSource = kPWM_LowFrequencyClock;
config->prescale = 0U;
config->outputConfig = kPWM_SetAtRolloverAndClearAtcomparison;
config->fifoWater = kPWM_FIFOWaterMark_2;
config->sampleRepeat = kPWM_EachSampleOnce;
config->byteSwap = kPWM_ByteNoSwap;
config->halfWordSwap = kPWM_HalfWordNoSwap;
```

Parameters

```
Pointer to user's PWM config structure.
config
```

static void PWM StartTimer(PWM Type * base) [inline], [static]

When the PWM is enabled, it begins a new period, the output pin is set to start a new period while the prescaler and counter are released and counting begins.

base	PWM peripheral base address
------	-----------------------------

13.6.5 static void PWM_StopTimer(PWM_Type * base) [inline], [static]

Parameters

base	PWM peripheral base address
------	-----------------------------

13.6.6 static void PWM SoftwareReset (PWM Type * base) [inline], [static]

PWM is reset when this bit is set to 1. It is a self clearing bit. Setting this bit resets all the registers to their reset values except for the STOPEN, DOZEN, WAITEN, and DBGEN bits in this control register.

Parameters

base	PWM peripheral base address
------	-----------------------------

13.6.7 static void PWM EnableInterrupts (PWM Type * base, uint32 t mask) [inline], [static]

Parameters

base	PWM peripheral base address
mask	The interrupts to enable. This is a logical OR of members of the enumeration pwm
	interrupt_enable_t

13.6.8 static void PWM_DisableInterrupts (PWM_Type * base, uint32_t mask) [inline], [static]

base	PWM peripheral base address
mask	The interrupts to disable. This is a logical OR of members of the enumeration pwm_interrupt_enable_t

13.6.9 static uint32_t PWM_GetEnabledInterrupts (PWM_Type * base) [inline], [static]

Parameters

base	PWM peripheral base address
------	-----------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration pwm_interrupt_enable t

13.6.10 static uint32 t PWM GetStatusFlags (PWM Type * base) [inline], [static]

Parameters

base	PWM peripheral base address

Returns

The status flags. This is the logical OR of members of the enumeration pwm_status_flags_t

static void PWM_clearStatusFlags (PWM_Type * base, uint32_t mask) 13.6.11 [inline], [static]

Function Documentation

base	PWM peripheral base address
mask	The status flags to clear. This is a logical OR of members of the enumeration pwm
	status_flags_t

13.6.12 static uint32_t PWM_GetFIFOAvailable (PWM_Type * base) [inline], [static]

Parameters

base	PWM peripheral base address

Returns

The status flags. This is the logical OR of members of the enumeration pwm_fifo_available_t

13.6.13 static void PWM_SetSampleValue (PWM_Type * base, uint32_t value) [inline], [static]

Parameters

base	PWM peripheral base address
value	The sample value. This is the input to the $4x16$ FIFO. The value in this register
	denotes the value of the sample being currently used.

13.6.14 static uint32_t PWM_GetSampleValue (PWM_Type * base) [inline], [static]

Parameters

base	PWM peripheral base address

Returns

The sample value. It can be read only when the PWM is enable.

13.6.15 static void PWM_SetPeriodValue (PWM_Type * base, uint32_t value) [inline], [static]

base	PWM peripheral base address
value	
	of the PWM output signal. Writing 0xFFFF to this register will achieve the same
	result as writing $0xFFFE$. PWMO (Hz) = PCLK(Hz) / (period +2)

13.6.16 static uint32_t PWM_GetPeriodValue (PWM_Type * base) [inline], [static]

Parameters

base	PWM peripheral base address

Returns

The period value. The PWM period register (PWM_PWMPR) determines the period of the PWM output signal.

static uint32_t PWM_GetCounterValue (PWM_Type * base) [inline], 13.6.17 [static]

Parameters

_		
	base	PWM peripheral base address

Returns

The counter value. The current count value.

Chapter 14

UART: Universal Asynchronous Receiver/Transmitter Driver

14.1 Overview

Modules

- UART CMSIS Driver
- UART Driver
- UART FreeRTOS Driver
- UART SDMA Driver

14.2 UART Driver

14.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Universal Asynchronous Receiver/Transmitter (UART) module of MCUXpresso SDK devices.

The UART driver includes functional APIs and transactional APIs.

Functional APIs are used for UART initialization/configuration/operation for the purpose of optimization/customization. Using the functional API requires the knowledge of the UART peripheral and how to organize functional APIs to meet the application requirements. All functional APIs use the peripheral base address as the first parameter. UART functional operation groups provide the functional API set.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the uart_handle_t as the second parameter. Initialize the handle by calling the UART_Transfer-CreateHandle() API.

Transactional APIs support asynchronous transfer, which means that the functions UART_TransferSend-NonBlocking() and UART_TransferReceiveNonBlocking() set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus_UART_TxIdle and kStatus_UART_RxIdle.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size while calling the UART_TransferCreateHandle(). If passing NULL, the ring buffer feature is disabled. When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The UART_TransferReceiveNonBlocking() function first gets data from the ring buffer. If the ring buffer does not have enough data, the function first returns the data in the ring buffer and then saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the kStatus_UART_RxIdle.

If the receive ring buffer is full, the upper layer is informed through a callback with the kStatus_UART_RxRingBufferOverrun. In the callback function, the upper layer reads data out from the ring buffer. If not, existing data is overwritten by the new data.

The ring buffer size is specified when creating the handle. Note that one byte is reserved for the ring buffer maintenance. When creating handle using the following code.

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart In this example, the buffer size is 32, but only 31 bytes are used for saving data.

14.2.2 Typical use case

14.2.2.1 UART Send/receive using a polling method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

14.2.2.2 UART Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

14.2.2.3 UART Receive using the ringbuffer feature

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

14.2.2.4 UART automatic baud rate detect feature

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

Data Structures

- struct _uart_config
 - UART configuration structure. More...
- struct _uart_transfer
 - UART transfer structure. More...
- struct _uart_handle

UART handle structure. More...

Macros

 #define UART_RETRY_TIMES 0U /* Defining to zero means to keep waiting for the flag until it is assert/deassert. */

Retry times for waiting flag.

Typedefs

- typedef enum _uart_data_bits uart_data_bits_t
 - UART data bits count.
- typedef enum _uart_parity_mode uart_parity_mode_t

UART parity mode.

- typedef enum _uart_stop_bit_count uart_stop_bit_count_t
 - *UART stop bit count.*
- typedef enum _uart_idle_condition uart_idle_condition_t
 - UART idle condition detect.
- typedef struct _uart_config uart_config_t
 - UART configuration structure.
- typedef struct _uart_transfer uart_transfer_t
 - UART transfer structure.
- typedef struct _uart_handle uart_handle_t

Forward declaration of the handle typedef.

• typedef void(* uart_transfer_callback_t)(UART_Type *base, uart_handle_t *handle, status_t status, void *userData)

UART transfer callback function.

Enumerations

```
    enum {

 kStatus UART TxBusy = MAKE STATUS(kStatusGroup IUART, 0),
 kStatus_UART_RxBusy = MAKE_STATUS(kStatusGroup_IUART, 1),
 kStatus_UART_TxIdle = MAKE_STATUS(kStatusGroup_IUART, 2),
 kStatus_UART_RxIdle = MAKE_STATUS(kStatusGroup_IUART, 3),
 kStatus_UART_TxWatermarkTooLarge = MAKE_STATUS(kStatusGroup_IUART, 4),
 kStatus_UART_RxWatermarkTooLarge = MAKE_STATUS(kStatusGroup_IUART, 5),
 kStatus_UART_FlagCannotClearManually,
 kStatus UART Error = MAKE STATUS(kStatusGroup IUART, 7),
 kStatus_UART_RxRingBufferOverrun = MAKE_STATUS(kStatusGroup_IUART, 8),
 kStatus_UART_RxHardwareOverrun = MAKE_STATUS(kStatusGroup_IUART, 9),
 kStatus_UART_NoiseError = MAKE_STATUS(kStatusGroup_IUART, 10),
 kStatus UART FramingError = MAKE STATUS(kStatusGroup IUART, 11),
 kStatus_UART_ParityError = MAKE_STATUS(kStatusGroup_IUART, 12),
 kStatus_UART_BaudrateNotSupport,
 kStatus_UART_BreakDetect = MAKE_STATUS(kStatusGroup_IUART, 14),
 kStatus UART Timeout = MAKE STATUS(kStatusGroup IUART, 15) }
    Error codes for the UART driver.
enum _uart_data_bits {
 kUART_SevenDataBits = 0x0U,
 kUART_EightDataBits = 0x1U }
    UART data bits count.
enum _uart_parity_mode {
 kUART_ParityDisabled = 0x0U,
 kUART ParityEven = 0x2U,
 kUART ParityOdd = 0x3U }
    UART parity mode.
enum _uart_stop_bit_count {
 kUART_OneStopBit = 0x0U,
 kUART_TwoStopBit = 0x1U }
    UART stop bit count.
enum _uart_idle_condition {
 kUART_IdleFor4Frames = 0x0U,
 kUART IdleFor8Frames = 0x1U,
 kUART_IdleFor16Frames = 0x2U,
 kUART_IdleFor32Frames = 0x3U }
    UART idle condition detect.

    enum _uart_interrupt_enable

    This structure contains the settings for all of the UART interrupt configurations.

    enum {
```

```
kUART RxCharReadyFlag = 0x0000000FU.
kUART_RxErrorFlag = 0x0000000EU,
kUART RxOverrunErrorFlag = 0x0000000DU,
kUART_RxFrameErrorFlag = 0x0000000CU,
kUART RxBreakDetectFlag = 0x0000000BU,
kUART RxParityErrorFlag = 0x0000000AU,
kUART_ParityErrorFlag = 0x0094000FU,
kUART_RtsStatusFlag = 0x0094000EU,
kUART TxReadyFlag = 0x0094000DU,
kUART RtsDeltaFlag = 0x0094000CU,
kUART_EscapeFlag = 0x0094000BU,
kUART FrameErrorFlag = 0x0094000AU,
kUART RxReadyFlag = 0x00940009U,
kUART AgingTimerFlag = 0x00940008U,
kUART_DtrDeltaFlag = 0x00940007U,
kUART RxDsFlag = 0x00940006U,
kUART tAirWakeFlag = 0x00940005U,
kUART_AwakeFlag = 0x00940004U,
kUART_Rs485SlaveAddrMatchFlag = 0x00940003U,
kUART AutoBaudFlag = 0x0098000FU,
kUART_TxEmptyFlag = 0x0098000EU,
kUART DtrFlag = 0x0098000DU,
kUART_IdleFlag = 0x0098000CU,
kUART AutoBaudCntStopFlag = 0x0098000BU,
kUART RiDeltaFlag = 0x0098000AU,
kUART_RiFlag = 0x00980009U,
kUART_IrFlag = 0x00980008U,
kUART WakeFlag = 0x00980007U,
kUART_DcdDeltaFlag = 0x00980006U,
kUART_DcdFlag = 0x00980005U,
kUART_RtsFlag = 0x00980004U,
kUART TxCompleteFlag = 0x00980003U,
kUART BreakDetectFlag = 0x00980002U,
kUART_RxOverrunFlag = 0x00980001U,
kUART RxDataReadyFlag = 0x00980000U
  UART status flags.
```

Functions

• uint32_t UART_GetInstance (UART_Type *base)

Get the UART instance from peripheral base address.

Variables

• void * s_uartHandle [] Pointers to uart handles for each instance.

Driver version

• #define FSL_UART_DRIVER_VERSION (MAKE_VERSION(2, 3, 2)) UART driver version.

Software Reset

• static void UART SoftwareReset (UART Type *base) Resets the UART using software.

Initialization and deinitialization

- status t UART Init (UART Type *base, const uart config t *config, uint32 t srcClock Hz) Initializes an UART instance with the user configuration structure and the peripheral clock.
- void UART_Deinit (UART_Type *base)

Deinitializes a UART instance.

- void UART_GetDefaultConfig (uart_config_t *config)
- status_t UART_SetBaudRate (UART_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz) Sets the UART instance baud rate.
- static void UART_Enable (UART_Type *base)

This function is used to Enable the UART Module.

- static void UART_SetIdleCondition (UART_Type *base, uart_idle_condition_t condition) This function is used to configure the IDLE line condition.
- static void UART Disable (UART Type *base)

This function is used to Disable the UART Module.

Status

- bool UART_GetStatusFlag (UART_Type *base, uint32_t flag)
 - This function is used to get the current status of specific UART status flag(including interrupt flag).
- void UART_ClearStatusFlag (UART_Type *base, uint32_t flag)

This function is used to clear the current status of specific UART status flag.

Interrupts

- void UART_EnableInterrupts (UART_Type *base, uint32_t mask)
 - Enables UART interrupts according to the provided mask.
- void UART_DisableInterrupts (UART_Type *base, uint32_t mask)

Disables the UART interrupts according to the provided mask.

• uint32_t UART_GetEnabledInterrupts (UART_Type *base)

Gets enabled UART interrupts.

Bus Operations

• static void UART_EnableTx (UART_Type *base, bool enable)

Enables or disables the UART transmitter.

• static void UART_EnableRx (UART_Type *base, bool enable)

Enables or disables the UART receiver.

• static void UART_WriteByte (UART_Type *base, uint8_t data)

Writes to the transmitter register.

• static uint8_t UART_ReadByte (UART_Type *base)

Reads the receiver register.

• status_t UART_WriteBlocking (UART_Type *base, const uint8_t *data, size_t length)

Writes to the TX register using a blocking method.

• status_t UART_ReadBlocking (UART_Type *base, uint8_t *data, size_t length)

Read RX data register using a blocking method.

Transactional

• void UART_TransferCreateHandle (UART_Type *base, uart_handle_t *handle, uart_transfer_callback_t callback, void *userData)

Initializes the UART handle.

• void UART_TransferStartRingBuffer (UART_Type *base, uart_handle_t *handle, uint8_t *ring-Buffer, size_t ringBufferSize)

Sets up the RX ring buffer.

• void UART_TransferStopRingBuffer (UART_Type *base, uart_handle_t *handle)

Aborts the background transfer and uninstalls the ring buffer.

• size_t UART_TransferGetRxRingBufferLength (uart_handle_t *handle)

Get the length of received data in RX ring buffer.

• status_t_UART_TransferSendNonBlocking (UART_Type *base, uart_handle_t *handle, uart_transfer_t *xfer)

Transmits a buffer of data using the interrupt method.

• void UART_TransferAbortSend (UART_Type *base, uart_handle_t *handle)

Aborts the interrupt-driven data transmit.

• status_t_UART_TransferGetSendCount (UART_Type *base, uart_handle_t *handle, uint32_t *count)

Gets the number of bytes written to the UART TX register.

• status_t UART_TransferReceiveNonBlocking (UART_Type *base, uart_handle_t *handle, uart_transfer t *xfer, size t *receivedBytes)

Receives a buffer of data using an interrupt method.

• void UART_TransferAbortReceive (UART_Type *base, uart_handle_t *handle)

Aborts the interrupt-driven data receiving.

• status_t UART_TransferGetReceiveCount (UART_Type *base, uart_handle_t *handle, uint32_-t *count)

Gets the number of bytes that have been received.

• void UART_TransferHandleIRQ (UART_Type *base, void *irqHandle)

UART IRQ handle function.

DMA control functions.

- static void UART_EnableTxDMA (UART_Type *base, bool enable) Enables or disables the UART transmitter DMA request.
- static void <u>UART_EnableRxDMA</u> (<u>UART_Type</u> *base, bool enable)

 Enables or disables the <u>UART</u> receiver <u>DMA</u> request.

FIFO control functions.

- static void UART_SetTxFifoWatermark (UART_Type *base, uint8_t watermark)

 This function is used to set the watermark of UART Tx FIFO.
- static void UART_SetRxRTSWatermark (UART_Type *base, uint8_t watermark)

 This function is used to set the watermark of UART RTS deassertion.
- static void UART_SetRxFifoWatermark (UART_Type *base, uint8_t watermark)

 This function is used to set the watermark of UART Rx FIFO.

Auto baud rate detection.

- static void UART_EnableAutoBaudRate (UART_Type *base, bool enable)

 This function is used to set the enable condition of Automatic Baud Rate Detection feature.
- static bool UART_IsAutoBaudRateComplete (UART_Type *base)

 This function is used to read if the automatic baud rate detection has finished.

14.2.3 Data Structure Documentation

14.2.3.1 struct _uart_config

Data Fields

- uint32_t baudRate_Bps
 - UART baud rate.
- uart_parity_mode_t parityMode

Parity error check mode of this module.

- uart data bits t dataBitsCount
 - Data bits count, eight (default), seven.
- uart_stop_bit_count_t stopBitCount

Number of stop bits in one frame.

- uint8 t txFifoWatermark
 - TX FIFO watermark.
- uint8 t rxFifoWatermark
 - RX FIFO watermark.
- uint8 t rxRTSWatermark

RX RTS watermark, RX FIFO data count being larger than this triggers RTS deassertion.

• bool enableAutoBaudRate

Enable automatic baud rate detection.

bool enableTx

Enable TX.

bool enableRx

Enable RX.

• bool enableRxRTS

RX RTS enable.

bool enableTxCTS

TX CTS enable.

Field Documentation

- (1) uint32_t _uart_config::baudRate_Bps
- (2) uart_parity_mode_t _uart_config::parityMode
- (3) uart_stop_bit_count_t uart config::stopBitCount

14.2.3.2 struct _uart_transfer

Data Fields

size_t dataSize

The byte count to be transfer.

• uint8 t * data

The buffer of data to be transfer.

• uint8_t * rxData

The buffer to receive data.

• const uint8_t * txData

The buffer of data to be sent.

Field Documentation

- (1) uint8 t* uart transfer::data
- (2) uint8_t* _uart_transfer::rxData
- (3) const uint8_t* _uart_transfer::txData
- (4) size_t _uart_transfer::dataSize

14.2.3.3 struct uart handle

Data Fields

- const uint8_t *volatile txData
 - Address of remaining data to send.
- volatile size_t txDataSize

Size of the remaining data to send.

• size t txDataSizeAll

Size of the data to send out.

• uint8 t *volatile rxData

Address of remaining data to receive.

• volatile size_t rxDataSize

Size of the remaining data to receive.

• size_t rxDataSizeAll

Size of the data to receive.

• uint8_t * rxRingBuffer

Start address of the receiver ring buffer.

• size_t rxRingBufferSize

Size of the ring buffer.

• volatile uint16_t rxRingBufferHead

Index for the driver to store received data into ring buffer.

• volatile uint16_t rxRingBufferTail

Index for the user to get data from the ring buffer.

• uart_transfer_callback_t callback

Callback function.

void * userData

UART callback function parameter.

• volatile uint8_t txState

TX transfer state.

• volatile uint8_t rxState

RX transfer state.

UART Driver

Field Documentation

- (1) const uint8_t* volatile _uart_handle::txData
- (2) volatile size t uart handle::txDataSize
- (3) size_t _uart_handle::txDataSizeAll
- (4) uint8_t* volatile _uart_handle::rxData
- (5) volatile size t uart handle::rxDataSize
- (6) size t uart handle::rxDataSizeAll
- (7) uint8_t* _uart_handle::rxRingBuffer
- (8) size t uart handle::rxRingBufferSize
- (9) volatile uint16 t uart handle::rxRingBufferHead
- (10) volatile uint16_t _uart_handle::rxRingBufferTail
- (11) uart_transfer_callback_t uart handle::callback
- (12) void* _uart_handle::userData
- (13) volatile uint8_t _uart_handle::txState
- 14.2.4 Macro Definition Documentation
- 14.2.4.1 #define FSL UART DRIVER VERSION (MAKE VERSION(2, 3, 2))
- 14.2.4.2 #define UART_RETRY_TIMES 0U /* Defining to zero means to keep waiting for the flag until it is assert/deassert. */
- 14.2.5 Typedef Documentation
- 14.2.5.1 typedef enum _uart_data_bits uart_data_bits_t
- 14.2.5.2 typedef enum _uart_parity_mode uart_parity_mode_t
- 14.2.5.3 typedef enum _uart_stop_bit_count uart_stop_bit_count_t
- 14.2.5.4 typedef enum _uart_idle_condition uart_idle_condition_t
- 14.2.5.5 typedef struct _uart_config uart_config_t
- 14.2.5.6 typedef struct _uart_transfer uart_transfer_t
- 1432-557mitypedef-struct_unrtukandlsousuk handkerterence Manual 243
- $\textbf{14.2.5.8} \quad typedef \ void(* \ uart_transfer_callback_t) (UART_Type \ *base, \ uart_handle_t$

kStatus UART RxBusy Receiver is busy.

kStatus_UART_TxIdle UART transmitter is idle.

kStatus UART RxIdle UART receiver is idle.

kStatus_UART_TxWatermarkTooLarge TX FIFO watermark too large.

kStatus UART RxWatermarkTooLarge RX FIFO watermark too large.

kStatus UART FlagCannotClearManually UART flag can't be manually cleared.

kStatus_UART_Error Error happens on UART.

kStatus_UART_RxRingBufferOverrun UART RX software ring buffer overrun.

kStatus UART RxHardwareOverrun UART RX receiver overrun.

kStatus UART NoiseError UART noise error.

kStatus_UART_FramingError UART framing error.

kStatus UART ParityError UART parity error.

kStatus_UART_BaudrateNotSupport Baudrate is not support in current clock source.

kStatus UART BreakDetect Receiver detect BREAK signal.

kStatus_UART_Timeout UART times out.

14.2.6.2 enum _uart_data_bits

Enumerator

kUART SevenDataBits Seven data bit. kUART_EightDataBits Eight data bit.

14.2.6.3 enum uart parity mode

Enumerator

kUART_ParityDisabled Parity disabled.

kUART ParityEven Even error check is selected.

kUART_ParityOdd Odd error check is selected.

14.2.6.4 enum _uart_stop_bit_count

Enumerator

kUART OneStopBit One stop bit. kUART_TwoStopBit Two stop bits.

14.2.6.5 enum uart_idle_condition

Enumerator

kUART IdleFor4Frames Idle for more than 4 frames.

kUART IdleFor8Frames Idle for more than 8 frames.

kUART IdleFor16Frames Idle for more than 16 frames.

kUART IdleFor32Frames Idle for more than 32 frames.

14.2.6.6 enum _uart_interrupt_enable

14.2.6.7 anonymous enum

This provides constants for the UART status flags for use in the UART functions.

Enumerator

kUART_RxCharReadyFlag Rx Character Ready Flag.

kUART_RxErrorFlag Rx Error Detect Flag.

kUART RxOverrunErrorFlag Rx Overrun Flag.

kUART_RxFrameErrorFlag Rx Frame Error Flag.

kUART_RxBreakDetectFlag Rx Break Detect Flag.

kUART_RxParityErrorFlag Rx Parity Error Flag.

kUART ParityErrorFlag Parity Error Interrupt Flag.

kUART RtsStatusFlag RTS B Pin Status Flag.

kUART_TxReadyFlag Transmitter Ready Interrupt/DMA Flag.

kUART_RtsDeltaFlag RTS Delta Flag.

kUART EscapeFlag Escape Sequence Interrupt Flag.

kUART_FrameErrorFlag Frame Error Interrupt Flag.

kUART RxReadyFlag Receiver Ready Interrupt/DMA Flag.

kUART AgingTimerFlag Aging Timer Interrupt Flag.

kUART DtrDeltaFlag DTR Delta Flag.

kUART_RxDsFlag Receiver IDLE Interrupt Flag.

kUART_tAirWakeFlag Asynchronous IR WAKE Interrupt Flag.

kUART AwakeFlag Asynchronous WAKE Interrupt Flag.

kUART Rs485SlaveAddrMatchFlag RS-485 Slave Address Detected Interrupt Flag.

kUART_AutoBaudFlag Automatic Baud Rate Detect Complete Flag.

kUART_TxEmptyFlag Transmit Buffer FIFO Empty.

kUART DtrFlag DTR edge triggered interrupt flag.

kUART_IdleFlag Idle Condition Flag.

kUART_AutoBaudCntStopFlag Auto-baud Counter Stopped Flag.

kUART_RiDeltaFlag Ring Indicator Delta Flag.

kUART RiFlag Ring Indicator Input Flag.

kUART IrFlag Serial Infrared Interrupt Flag.

kUART_WakeFlag Wake Flag.

kUART_DcdDeltaFlag Data Carrier Detect Delta Flag.

kUART DcdFlag Data Carrier Detect Input Flag.

kUART_RtsFlag RTS Edge Triggered Interrupt Flag.

kUART_TxCompleteFlag Transmitter Complete Flag.

kUART_BreakDetectFlag BREAK Condition Detected Flag.kUART_RxOverrunFlag Overrun Error Flag.kUART_RxDataReadyFlag Receive Data Ready Flag.

14.2.7 Function Documentation

14.2.7.1 uint32_t UART_GetInstance (UART_Type * base)

Parameters

base	UART peripheral base address.

Returns

UART instance.

14.2.7.2 static void UART_SoftwareReset (UART_Type * base) [inline], [static]

This function resets the transmit and receive state machines, all FIFOs and register USR1, USR2, UBIR, UBMR, UBRC, URXD, UTXD and UTS[6-3]

Parameters

```
base UART peripheral base address.
```

14.2.7.3 status_t UART_Init (UART_Type * base, const uart_config_t * config, uint32_t srcClock_Hz)

This function configures the UART module with user-defined settings. Call the UART_GetDefault-Config() function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the UART.

```
* uart_config_t uartConfig;
* uartConfig.baudRate_Bps = 115200U;
* uartConfig.parityMode = kUART_ParityDisabled;
* uartConfig.dataBitsCount = kUART_EightDataBits;
* uartConfig.stopBitCount = kUART_OneStopBit;
* uartConfig.txFifoWatermark = 2;
* uartConfig.rxFifoWatermark = 1;
* uartConfig.enableAutoBaudrate = false;
* uartConfig.enableTx = true;
* uartConfig.enableRx = true;
* UART_Init(UART1, &uartConfig, 24000000U);
```

base	UART peripheral base address.
config	Pointer to a user-defined configuration structure.
srcClock_Hz	UART clock source frequency in HZ.

Return values

kStatus_Success	UART initialize succeed
-----------------	-------------------------

14.2.7.4 void UART Deinit (UART Type * base)

This function waits for transmit to complete, disables TX and RX, and disables the UART clock.

Parameters

base	UART peripheral base address.
------	-------------------------------

14.2.7.5 void UART GetDefaultConfig (uart_config_t * config_)

Gets the default configuration structure.

This function initializes the UART configuration structure to a default value. The default values are-: uartConfig->baudRate_Bps = 115200U; uartConfig->parityMode = kUART_ParityDisabled; uart-Config->dataBitsCount = kUART_EightDataBits; uartConfig->stopBitCount = kUART_OneStopBit; uartConfig->txFifoWatermark = 2; uartConfig->rxFifoWatermark = 1; uartConfig->enableAutoBaudrate = flase; uartConfig->enableTx = false; uartConfig->enableRx = false;

Parameters

config	Pointer to a configuration structure.
--------	---------------------------------------

14.2.7.6 status_t UART_SetBaudRate (UART_Type * base, uint32_t baudRate_Bps, uint32 t srcClock Hz)

This function configures the UART module baud rate. This function is used to update the UART module baud rate after the UART module is initialized by the UART Init.

```
UART_SetBaudRate(UART1, 115200U, 20000000U);
```

base	UART peripheral base address.
baudRate_Bps	UART baudrate to be set.
srcClock_Hz	UART clock source frequency in Hz.

Return values

kStatus_UART_Baudrate-	Baudrate is not support in the current clock source.
NotSupport	
kStatus_Success	Set baudrate succeeded.

14.2.7.7 static void UART_Enable (UART_Type * base) [inline], [static]

Parameters

1	TIADEL .
base	UART base pointer.
	Compared to the compared to

14.2.7.8 static void UART_SetIdleCondition (UART_Type * base, uart_idle_condition_t condition) [inline],[static]

Parameters

base	UART base pointer.
condition	IDLE line detect condition of the enumerators in uart_idle_condition_t.

14.2.7.9 static void UART_Disable (UART_Type * base) [inline], [static]

Parameters

base	UART base pointer.
------	--------------------

14.2.7.10 bool UART_GetStatusFlag (UART_Type * base, uint32_t flag)

The available status flag can be select from uart_status_flag_t enumeration.

base	UART base pointer.
flag	Status flag to check.

Return values

current state of corresponding status flag.

14.2.7.11 void UART_ClearStatusFlag (UART_Type * base, uint32_t flag)

The available status flag can be select from uart status flag t enumeration.

Parameters

base	UART base pointer.
flag	Status flag to clear.

14.2.7.12 void UART_EnableInterrupts (UART_Type * base, uint32_t mask)

This function enables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <u>uart_interrupt_enable</u>. For example, to enable TX empty interrupt and RX data ready interrupt, do the following.

```
UART_EnableInterrupts(UART1,kUART_TxEmptyEnable | kUART_RxDataReadyEnable);
```

Parameters

base	UART peripheral base address.
mask	The interrupts to enable. Logical OR of _uart_interrupt_enable.

14.2.7.13 void UART DisableInterrupts (UART Type * base, uint32 t mask)

This function disables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <u>uart_interrupt_enable</u>. For example, to disable TX empty interrupt and RX data ready interrupt do the following.

```
UART_EnableInterrupts(UART1,kUART_TxEmptyEnable | kUART_RxDataReadyEnable);
```

base	UART peripheral base address.
mask	The interrupts to disable. Logical OR of _uart_interrupt_enable.

14.2.7.14 uint32_t UART_GetEnabledInterrupts (UART_Type * base)

This function gets the enabled UART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators <u>_uart_interrupt_enable</u>. To check a specific interrupt enable status, compare the return value with enumerators in <u>uart_interrupt_enable</u>. For example, to check whether the TX empty interrupt is enabled:

```
uint32_t enabledInterrupts = UART_GetEnabledInterrupts(UART1);
if (kUART_TxEmptyEnable & enabledInterrupts)
```

Parameters

base	UART peripheral base address.
------	-------------------------------

Returns

UART interrupt flags which are logical OR of the enumerators in <u>_uart_interrupt_enable</u>.

14.2.7.15 static void UART_EnableTx (UART_Type * base, bool enable) [inline], [static]

This function enables or disables the UART transmitter.

Parameters

base	UART peripheral base address.
enable	True to enable, false to disable.

14.2.7.16 static void UART_EnableRx (UART_Type * base, bool enable) [inline], [static]

This function enables or disables the UART receiver.

base	UART peripheral base address.
enable	True to enable, false to disable.

14.2.7.17 static void UART_WriteByte (UART_Type * base, uint8_t data) [inline], [static]

This function is used to write data to transmitter register. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

Parameters

base	UART peripheral base address.
data	Data write to the TX register.

14.2.7.18 static uint8_t UART_ReadByte (UART_Type * base) [inline], [static]

This function is used to read data from receiver register. The upper layer must ensure that the receiver register is full or that the RX FIFO has data before calling this function.

Parameters

base	UART peripheral base address.

Returns

Data read from data register.

14.2.7.19 status_t UART_WriteBlocking (UART_Type * base, const uint8_t * data, size_t length)

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.



base	UART peripheral base address.
data	Start address of the data to write.
length	Size of the data to write.

Return values

kStatus_UART_Timeout	Transmission timed out and was aborted.
kStatus_Success	Successfully wrote all data.

14.2.7.20 status_t UART_ReadBlocking (UART_Type * base, uint8_t * data, size_t length)

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the TX register.

Parameters

base	UART peripheral base address.
data	Start address of the buffer to store the received data.
length	Size of the buffer.

Return values

kStatus_UART_Rx- HardwareOverrun	Receiver overrun occurred while receiving data.
kStatus_UART_Noise- Error	A noise error occurred while receiving data.
kStatus_UART_Framing- Error	A framing error occurred while receiving data.
kStatus_UART_Parity- Error	A parity error occurred while receiving data.
kStatus_UART_Timeout	Transmission timed out and was aborted.
kStatus_Success	Successfully received all data.

14.2.7.21 void UART_TransferCreateHandle (UART_Type * base, uart_handle_t * handle, uart_transfer_callback_t callback, void * userData)

This function initializes the UART handle which can be used for other UART transactional APIs. Usually, for a specified UART instance, call this API once to get the initialized handle.

base	UART peripheral base address.
handle	UART handle pointer.
callback	The callback function.
userData	The parameter of the callback function.

14.2.7.22 void UART_TransferStartRingBuffer (UART_Type * base, uart_handle_t * handle, uint8 t * ringBuffer, size t ringBufferSize)

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the UART_TransferReceiveNonBlocking() API. If data is already received in the ring buffer, the user can get the received data from the ring buffer directly.

Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if ring-BufferSize is 32, only 31 bytes are used for saving data.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.
ringBuffer	Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
ringBufferSize	Size of the ring buffer.

14.2.7.23 void UART_TransferStopRingBuffer (UART_Type * base, uart_handle_t * handle)

This function aborts the background transfer and uninstalls the ring buffer.

base	UART peripheral base address.
handle	UART handle pointer.

14.2.7.24 size t UART TransferGetRxRingBufferLength (uart_handle_t * handle)

Parameters

handle	UART handle pointer.
--------	----------------------

Returns

Length of received data in RX ring buffer.

14.2.7.25 status_t UART_TransferSendNonBlocking (UART_Type * base, uart_handle_t * handle, uart_transfer_t * xfer)

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the ISR, the UART driver calls the callback function and passes the kStatus_UART_TxIdle as status parameter.

Note

The kStatus_UART_TxIdle is passed to the upper layer when all data is written to the TX register. However, it does not ensure that all data is sent out. Before disabling the TX, check the kUART_-TransmissionCompleteFlag to ensure that the TX is finished.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART transfer structure. See uart_transfer_t.

Return values

kStatus_Success	Successfully start the data transmission.
kStatus_UART_TxBusy	Previous transmission still not finished; data not all written to TX register
	yet.
kStatus_InvalidArgument	Invalid argument.

14.2.7.26 void UART_TransferAbortSend (UART_Type * base, uart_handle_t * handle)

This function aborts the interrupt-driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.

14.2.7.27 status_t UART_TransferGetSendCount (UART_Type * base, uart_handle_t * handle, uint32_t * count)

This function gets the number of bytes written to the UART TX register by using the interrupt method.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.
count	Send bytes count.

Return values

kStatus_NoTransferIn- Progress	No send in progress.
kStatus_InvalidArgument	The parameter is invalid.
kStatus_Success	Get successfully through the parameter count;

14.2.7.28 status_t UART_TransferReceiveNonBlocking (UART_Type * base, uart_handle_t * handle, uart_transfer_t * xfer, size_t * receivedBytes)

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter received Bytes shows how many bytes are copied from the ring

buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the UART driver. When the new data arrives, the receive request is serviced first. When all data is received, the UART driver notifies the upper layer through a callback function and passes the status parameter k-Status_UART_RxIdle. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the xfer->data and this function returns with the parameter received—Bytes set to 5. For the left 5 bytes, newly arrived data is saved from the xfer->data[5]. When 5 bytes are received, the UART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the xfer->data. When all data is received, the upper layer is notified.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART transfer structure, see uart_transfer_t.
receivedBytes	Bytes received from the ring buffer directly.

Return values

kStatus_Success Successfully queue the transfer into transmit queue.	
kStatus_UART_RxBusy	Previous receive request is not finished.
kStatus_InvalidArgument Invalid argument.	

14.2.7.29 void UART_TransferAbortReceive (UART_Type * base, uart_handle_t * handle)

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to know how many bytes are not received yet.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.

14.2.7.30 status_t UART_TransferGetReceiveCount (UART_Type * base, uart_handle_t * handle, uint32_t * count)

This function gets the number of bytes that have been received.

base	UART peripheral base address.
handle	UART handle pointer.
count	Receive bytes count.

Return values

kStatus_NoTransferIn-	No receive in progress.
Progress	
kStatus_InvalidArgument	Parameter is invalid.
kStatus_Success	Get successfully through the parameter count;

14.2.7.31 void UART_TransferHandleIRQ (UART_Type * base, void * irqHandle)

This function handles the UART transmit and receive IRQ request.

Parameters

base	UART peripheral base address.
irqHandle	UART handle pointer.

14.2.7.32 static void UART_EnableTxDMA (UART_Type * base, bool enable) [inline], [static]

This function enables or disables the transmit request when the transmitter has one or more slots available in the TxFIFO. The fill level in the TxFIFO that generates the DMA request is controlled by the TXTL bits.

Parameters

base	UART peripheral base address.
enable	True to enable, false to disable.

14.2.7.33 static void UART_EnableRxDMA (UART_Type * base, bool enable) [inline], [static]

This function enables or disables the receive request when the receiver has data in the RxFIFO. The fill level in the RxFIFO at which a DMA request is generated is controlled by the RXTL bits.

base	UART peripheral base address.
enable	True to enable, false to disable.

14.2.7.34 static void UART_SetTxFifoWatermark (UART_Type * base, uint8_t watermark) [inline], [static]

A maskable interrupt is generated whenever the data level in the TxFIFO falls below the Tx FIFO watermark.

Parameters

base	UART base pointer.
watermark	The Tx FIFO watermark.

14.2.7.35 static void UART_SetRxRTSWatermark (UART_Type * base, uint8_t watermark) [inline], [static]

The RTS signal deasserts whenever the data count in RxFIFO reaches the Rx RTS watermark.

Parameters

base	UART base pointer.
watermark	The Rx RTS watermark.

14.2.7.36 static void UART_SetRxFifoWatermark (UART_Type * base, uint8_t watermark) [inline], [static]

A maskable interrupt is generated whenever the data level in the RxFIFO reaches the Rx FIFO watermark.

Parameters

base	UART base pointer.
------	--------------------

watermark The Rx FIFO watermark.

14.2.7.37 static void UART_EnableAutoBaudRate (UART_Type * base, bool enable) [inline], [static]

Parameters

base	UART base pointer.
enable	Enable/Disable Automatic Baud Rate Detection feature.
	 true: Enable Automatic Baud Rate Detection feature.
	false: Disable Automatic Baud Rate Detection feature.

14.2.7.38 static bool UART_IsAutoBaudRateComplete (UART_Type * base) [inline], [static]

Parameters

base	UART base pointer.
------	--------------------

Returns

- true: Automatic baud rate detection has finished.
 - false: Automatic baud rate detection has not finished.

14.2.8 Variable Documentation

14.2.8.1 void* s uartHandle[]

14.3 UART FreeRTOS Driver

14.3.1 Overview

Data Structures

• struct _uart_rtos_config UART configuration structure. More...

Typedefs

• typedef struct _uart_rtos_config uart_rtos_config_t *UART configuration structure*.

Driver version

• #define FSL_UART_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 1, 1)) *UART FreeRTOS driver version 2.1.1.*

UART RTOS Operation

• int UART_RTOS_Init (uart_rtos_handle_t *handle, uart_handle_t *t_handle, const uart_rtos_config_t *cfg)

Initializes a UART instance for operation in RTOS.

• int UART_RTOS_Deinit (uart_rtos_handle_t *handle)

Deinitializes a UART instance for operation.

UART transactional Operation

- int UART_RTOS_Send (uart_rtos_handle_t *handle, uint8_t *buffer, uint32_t length) Sends data in the background.
- int UART_RTOS_Receive (uart_rtos_handle_t *handle, uint8_t *buffer, uint32_t length, size_t *received)

Receives data.

14.3.2 Data Structure Documentation

14.3.2.1 struct uart rtos config

Data Fields

• UART_Type * base UART base address. • uint32 t srcclk

UART source clock in Hz.

• uint32 t baudrate

Desired communication speed.

• uart_parity_mode_t parity

Parity setting.

• uart_stop_bit_count_t stopbits

Number of stop bits to use.

• uint8 t * buffer

Buffer for background reception.

• uint32_t buffer_size

Size of buffer for background reception.

14.3.3 **Macro Definition Documentation**

#define FSL_UART_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

14.3.4 Function Documentation

14.3.4.1 int UART RTOS Init (uart rtos handle t * handle, uart handle t * t handle, const uart_rtos_config_t * cfg)

Parameters

handle	The RTOS UART handle, the pointer to an allocated space for RTOS context.
t_handle	The pointer to the allocated space to store the transactional layer internal state.
cfg	The pointer to the parameters required to configure the UART after initialization.

Returns

0 succeed; otherwise fail.

14.3.4.2 int UART RTOS Deinit (uart rtos handle t * handle)

This function deinitializes the UART module, sets all register values to reset value, and frees the resources.

Parameters

handle	The RTOS UART handle.
--------	-----------------------

14.3.4.3 int UART RTOS Send (uart rtos handle t * handle, uint8 t * buffer, uint32 t length)

This function sends data. It is a synchronous API. If the hardware buffer is full, the task is in the blocked

Parameters

handle	The RTOS UART handle.
buffer	The pointer to the buffer to send.
length	The number of bytes to send.

14.3.4.4 int UART_RTOS_Receive (uart_rtos_handle_t * handle, uint8_t * buffer, uint32_t length, size_t * received)

This function receives data from UART. It is a synchronous API. If data is immediately available, it is returned immediately and the number of bytes received.

Parameters

handle	The RTOS UART handle.
buffer	The pointer to the buffer to write received data.
length	The number of bytes to receive.
received	The pointer to a variable of size_t where the number of received data is filled.

14.4 **UART SDMA Driver**

14.4.1 Overview

Data Structures

 struct uart sdma handle UART sDMA handle, More...

Typedefs

• typedef void(* uart_sdma_transfer_callback_t)(UART_Type *base, uart_sdma_handle_t *handle, status t status, void *userData) UART transfer callback function.

Driver version

• #define FSL_UART_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 3, 0)) UART SDMA driver version.

sDMA transactional

- void UART_TransferCreateHandleSDMA (UART_Type *base, uart_sdma_handle_t *handle, uart-_sdma_transfer_callback_t callback, void *userData, sdma_handle_t *txSdmaHandle, sdma_handle t *rxSdmaHandle, uint32 t eventSourceTx, uint32 t eventSourceRx)
 - *Initializes the UART handle which is used in transactional functions.*
- status_t_UART_SendSDMA (UART_Type *base, uart_sdma_handle_t *handle, uart_transfer_t *xfer)
 - Sends data using sDMA.
- status_t UART_ReceiveSDMA (UART_Type *base, uart_sdma_handle_t *handle, uart_transfer_t
 - Receives data using sDMA.
- void UART_TransferAbortSendSDMA (UART_Type *base, uart_sdma_handle_t *handle) Aborts the sent data using sDMA.
- void UART_TransferAbortReceiveSDMA (UART_Type *base, uart_sdma_handle_t *handle) Aborts the receive data using sDMA.
- void UART TransferSdmaHandleIRQ (UART Type *base, void *uartSdmaHandle) *UART IRQ handle function.*

14.4.2 Data Structure Documentation

14.4.2.1 struct uart sdma handle

Data Fields

- uart_sdma_transfer_callback_t callback Callback function.
- void * userĎata

UART callback function parameter.

• size t rxDataSizeAll

Size of the data to receive.

• size_t txDataSizeAll

Size of the data to send out.

• sdma_handle_t * txSdmaHandle

The sDMA TX channel used.

• sdma_handle_t * rxSdmaHandle

The sDMA RX channel used.

• volatile uint8_t txState

TX transfer state.

• volatile uint8_t rxState

RX transfer state.

Field Documentation

- (1) uart_sdma_transfer_callback_t _uart_sdma_handle::callback
- (2) void* uart sdma handle::userData
- (3) size_t _uart_sdma_handle::rxDataSizeAll
- (4) size t uart sdma handle::txDataSizeAll
- (5) sdma_handle_t* _uart_sdma_handle::txSdmaHandle
- (6) sdma_handle_t* _uart_sdma_handle::rxSdmaHandle
- (7) volatile uint8_t _uart_sdma_handle::txState
- 14.4.3 Macro Definition Documentation
- 14.4.3.1 #define FSL_UART_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 3, 0))
- 14.4.4 Typedef Documentation
- 14.4.4.1 typedef void(* uart sdma transfer callback t)(UART Type *base, uart_sdma_handle_t *handle, status_t status, void *userData)
- 14.4.5 Function Documentation
- 14.4.5.1 void UART_TransferCreateHandleSDMA (UART_Type * base, uart sdma handle t * handle, uart sdma transfer callback t callback, void * userData, sdma_handle_t * txSdmaHandle, sdma_handle_t * rxSdmaHandle, uint32 t eventSourceTx, uint32 t eventSourceRx)

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.
callback	UART callback, NULL means no callback.
userData	User callback function data.
rxSdmaHandle	User-requested DMA handle for RX DMA transfer.
txSdmaHandle	User-requested DMA handle for TX DMA transfer.
eventSourceTx	Eventsource for TX DMA transfer.
eventSourceRx	Eventsource for RX DMA transfer.

14.4.5.2 status_t UART_SendSDMA (UART_Type * base, uart_sdma_handle_t * handle, uart transfer t * xfer)

This function sends data using sDMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART sDMA transfer structure. See uart_transfer_t.

Return values

kStatus_Success	if succeeded; otherwise failed.
kStatus_UART_TxBusy	Previous transfer ongoing.
kStatus_InvalidArgument	Invalid argument.

14.4.5.3 status_t UART_ReceiveSDMA (UART_Type * base, uart_sdma_handle_t * handle, uart_transfer_t * xfer)

This function receives data using sDMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.
xfer	UART sDMA transfer structure. See uart_transfer_t.

Return values

kStatus_Success	if succeeded; otherwise failed.
kStatus_UART_RxBusy	Previous transfer ongoing.
kStatus_InvalidArgument	Invalid argument.

14.4.5.4 void UART_TransferAbortSendSDMA (UART_Type * base, uart_sdma_handle_t * handle)

This function aborts sent data using sDMA.

Parameters

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.

14.4.5.5 void UART_TransferAbortReceiveSDMA (UART_Type * base, uart_sdma_handle_t * handle)

This function aborts receive data using sDMA.

Parameters

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.

14.4.5.6 void UART_TransferSdmaHandleIRQ (UART_Type * base, void * uartSdmaHandle)

This function handles the UART transmit complete IRQ request and invoke user callback.

base	UART peripheral base address.
uartSdma- Handle	UART handle pointer.

14.5 UART CMSIS Driver

This section describes the programming interface of the UART Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage methord please refer to http://www.-keil.com/pack/doc/cmsis/Driver/html/index.html.

The UART driver includes transactional APIs.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements please write custom code.

14.5.1 Function groups

14.5.1.1 UART CMSIS GetVersion Operation

This function group will return the UART CMSIS Driver version to user.

14.5.1.2 UART CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

14.5.1.3 UART CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the uart instance. And this API must be called before you configure an uart instance or after you Deinit an uart instance. The right steps to start an instance is that you must initialize the instance which been slected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

14.5.1.4 UART CMSIS Transfer Operation

This function group controls the transfer, send/receive data.

14.5.1.5 UART CMSIS Status Operation

This function group gets the UART transfer status.

14.5.1.6 UART CMSIS Control Operation

This function can configure an instance ,set baudrate for uart, get current baudrate ,set transfer data bits and other control command.

Chapter 15

MU: Messaging Unit

15.1 **Overview**

The MCUXpresso SDK provides a driver for the MU module of MCUXpresso SDK devices.

15.2 **Function description**

The MU driver provides these functions:

- Functions to initialize the MU module.
- Functions to send and receive messages.
- Functions for MU flags for both MU sides.
- Functions for status flags and interrupts.
- Other miscellaneous functions.

15.2.1 **MU** initialization

The function MU_Init() initializes the MU module and enables the MU clock. It should be called before any other MU functions.

The function MU_Deinit() deinitializes the MU module and disables the MU clock. No MU functions can be called after this function.

15.2.2 MU message

The MU message must be sent when the transmit register is empty. The MU driver provides blocking API and non-blocking API to send message.

The MU_SendMsgNonBlocking() function writes a message to the MU transmit register without checking the transmit register status. The upper layer should check that the transmit register is empty before calling this function. This function can be used in the ISR for better performance.

The MU_SendMsg() function is a blocking function. It waits until the transmit register is empty and sends the message.

Correspondingly, there are blocking and non-blocking APIs for receiving a message. The MU_ReadMsg-NonBlocking() function is a non-blocking API. The MU ReadMsg() function is the blocking API.

15.2.3 MU flags

The MU driver provides 3-bit general purpose flags. When the flags are set on one side, they are reflected on the other side.

The MU flags must be set when the previous flags have been updated to the other side. The MU driver provides a non-blocking function and a blocking function. The blocking function MU_SetFlags() waits until previous flags have been updated to the other side and then sets flags. The non-blocking function sets the flags directly. Ensure that the kMU_FlagsUpdatingFlag is not pending before calling this function.

The function MU_GetFlags() gets the MU flags on the current side.

15.2.4 Status and interrupt

The function MU_GetStatusFlags() returns all MU status flags. Use the _mu_status_flags to check for specific flags, for example, to check RX0 and RX1 register full, use the following code:

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/mu The receive full flags are cleared automatically after messages are read out. The transmit empty flags are cleared automatically after new messages are written to the transmit register. The general purpose interrupt flags must be cleared manually using the function MU_ClearStatusFlags().

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/mu To enable or disable a specific interrupt, use MU_EnableInterrupts() and MU_DisableInterrupts() functions. The interrupts to enable or disable should be passed in as a bit mask of the _mu_interrupt_enable.

The MU_TriggerInterrupts() function triggers general purpose interrupts and NMI to the other core. The interrupts to trigger are passed in as a bit mask of the _mu_interrupt_trigger. If previously triggered interrupts have not been processed by the other side, this function returns an error.

15.2.5 MU misc functions

The MU_BootCoreB() and MU_HoldCoreBReset() functions should only be used from A side. They are used to boot the core B or to hold core B in reset.

The MU_ResetBothSides() function resets MU at both A and B sides. However, only the A side can call this function.

If a core enters stop mode, the platform clock of this core is disabled by default. The function MU_Set-ClockOnOtherCoreEnable() forces the other core's platform clock to remain enabled even after that core has entered a stop mode. In this case, the other core's platform clock keeps running until the current core enters stop mode too.

Function MU GetOtherCorePowerMode() gets the power mode of the other core.

Typedefs

• typedef enum _mu_msg_reg_index mu_msg_reg_index_t *MU message register*.

Enumerations

```
enum _mu_status_flags {
 kMU Tx0EmptyFlag = (1U << (MU_SR_TEn_SHIFT + 3U)),
 kMU_Tx1EmptyFlag = (1U << (MU_SR_TEn_SHIFT + 2U)),
 kMU Tx2EmptyFlag = (1U << (MU_SR_TEn_SHIFT + 1U)),
 kMU Tx3EmptyFlag = (1U \ll (MU SR TEn SHIFT + 0U)),
 kMU_Rx0FullFlag = (1U << (MU_SR_RFn_SHIFT + 3U)),
 kMU_Rx1FullFlag = (1U << (MU_SR_RFn_SHIFT + 2U)),
 kMU Rx2FullFlag = (1U << (MU SR RFn SHIFT + 1U)).
 kMU_Rx3FullFlag = (1U << (MU_SR_RFn_SHIFT + 0U)),
 kMU GenInt0Flag = (1U << (MU SR GIPn SHIFT + 3U)),
 kMU_GenInt1Flag = (1U << (MU_SR_GIPn_SHIFT + 2U)),
 kMU GenInt2Flag = (1U << (MU SR GIPn SHIFT + 1U)),
 kMU GenInt3Flag = (1U << (MU SR GIPn SHIFT + 0U)),
 kMU_EventPendingFlag = MU_SR_EP_MASK,
 kMU_FlagsUpdatingFlag = MU_SR_FUP_MASK,
 kMU OtherSideInResetFlag = MU SR RS MASK }
    MU status flags.
enum _mu_interrupt_enable {
 kMU_Tx0EmptyInterruptEnable = (1U << (MU_CR_TIEn_SHIFT + 3U)),
 kMU Tx1EmptyInterruptEnable = (1U << (MU_CR_TIEn_SHIFT + 2U)),
 kMU_Tx2EmptyInterruptEnable = (1U << (MU_CR_TIEn_SHIFT + 1U)),
 kMU_Tx3EmptyInterruptEnable = (1U << (MU_CR_TIEn_SHIFT + 0U)),
 kMU Rx0FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 3U)),
 kMU Rx1FullInterruptEnable = (1U << (MU CR RIEn SHIFT + 2U)),
 kMU Rx2FullInterruptEnable = (1U << (MU CR RIEn SHIFT + 1U)),
 kMU_Rx3FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 0U)),
 kMU_GenInt0InterruptEnable = (int)(1U << (MU_CR_GIEn_SHIFT + 3U)),
 kMU GenInt1InterruptEnable = (1U << (MU CR GIEn SHIFT + 2U)),
 kMU GenInt2InterruptEnable = (1U << (MU CR GIEn SHIFT + 1U)),
 kMU GenInt3InterruptEnable = (1U << (MU CR GIEn SHIFT + 0U)) }
    MU interrupt source to enable.
enum _mu_interrupt_trigger {
 kMU GenInt0InterruptTrigger = (1U << (MU CR GIRn SHIFT + 3U)),
 kMU_GenInt1InterruptTrigger = (1U << (MU_CR_GIRn_SHIFT + 2U)),
 kMU_GenInt2InterruptTrigger = (1U << (MU_CR_GIRn_SHIFT + 1U)),
 kMU GenInt3InterruptTrigger = (1U << (MU CR GIRn SHIFT + 0U)) }
    MU interrupt that could be triggered to the other core.
enum _mu_msg_reg_index
    MU message register.
```

Driver version

• #define FSL_MU_DRIVER_VERSION (MAKE_VERSION(2, 1, 3))

MU driver version.

MU initialization.

- void MU_Init (MU_Type *base)
 - *Initializes the MU module.*
- void MU_Deinit (MU_Type *base)

De-initializes the MU module.

MU Message

- static void MU_SendMsgNonBlocking (MU_Type *base, uint32_t regIndex, uint32_t msg) Writes a message to the TX register.
- void MU_SendMsg (MU_Type *base, uint32_t regIndex, uint32_t msg)

Blocks to send a message.

- static uint32_t MU_ReceiveMsgNonBlocking (MU_Type *base, uint32_t regIndex) Reads a message from the RX register.
- uint32_t MU_ReceiveMsg (MU_Type *base, uint32_t regIndex)

 Blocks to receive a message.

MU Flags

- static void MU_SetFlagsNonBlocking (MU_Type *base, uint32_t flags)
 - Sets the 3-bit MU flags reflect on the other MU side.
- void MU_SetFlags (MU_Type *base, uint32_t flags)
 - Blocks setting the 3-bit MU flags reflect on the other MU side.
- static uint32_t MU_GetFlags (MU_Type *base)

Gets the current value of the 3-bit MU flags set by the other side.

Status and Interrupt.

- static uint32_t MU_GetStatusFlags (MU_Type *base)
 - Gets the MU status flags.
- static uint32 t MU GetInterruptsPending (MU Type *base)

Gets the MU IRQ pending status.

• static void MU_ClearStatusFlags (MU_Type *base, uint32_t mask)

Clears the specific MU status flags.

- static void MU_EnableInterrupts (MU_Type *base, uint32_t mask)

 Enables the specific MU interrupts.
- static void MU_DisableInterrupts (MU_Type *base, uint32_t mask)
 - Disables the specific MU interrupts.
- status_t MU_TriggerInterrupts (MU_Type *base, uint32_t mask)

Triggers interrupts to the other core.

MU misc functions

• static void MU_MaskHardwareReset (MU_Type *base, bool mask)

Mask hardware reset by the other core.

• static mu_power_mode_t MU_GetOtherCorePowerMode (MU_Type *base) Gets the power mode of the other core.

15.3 Macro Definition Documentation

15.3.1 #define FSL_MU_DRIVER_VERSION (MAKE_VERSION(2, 1, 3))

15.4 Enumeration Type Documentation

15.4.1 enum _mu_status_flags

Enumerator

```
kMU_Tx1EmptyFlag TX1 empty.
kMU_Tx2EmptyFlag TX2 empty.
kMU_Tx3EmptyFlag TX3 empty.
kMU_Rx0FullFlag RX0 full.
kMU_Rx1FullFlag RX1 full.
kMU_Rx2FullFlag RX2 full.
kMU_Rx3FullFlag RX3 full.
kMU_GenInt0Flag General purpose interrupt 0 pending.
kMU_GenInt1Flag General purpose interrupt 1 pending.
kMU_GenInt3Flag General purpose interrupt 2 pending.
kMU_EventPendingFlag MU event pending.
kMU_FlagsUpdatingFlag MU flags update is on-going.
kMU_OtherSideInResetFlag The other side is in reset.
```

15.4.2 enum _mu_interrupt_enable

Enumerator

```
kMU_Tx1EmptyInterruptEnable TX1 empty.
kMU_Tx2EmptyInterruptEnable TX2 empty.
kMU_Tx3EmptyInterruptEnable TX3 empty.
kMU_Rx0FullInterruptEnable RX0 full.
kMU_Rx1FullInterruptEnable RX1 full.
kMU_Rx2FullInterruptEnable RX2 full.
kMU_Rx3FullInterruptEnable RX3 full.
kMU_GenInt0InterruptEnable General purpose interrupt 0.
kMU_GenInt2InterruptEnable General purpose interrupt 1.
kMU_GenInt3InterruptEnable General purpose interrupt 2.
kMU_GenInt3InterruptEnable General purpose interrupt 3.
```

15.4.3 enum mu interrupt trigger

Enumerator

```
kMU_GenInt0InterruptTrigger General purpose interrupt 0.
kMU_GenInt1InterruptTrigger General purpose interrupt 1.
kMU_GenInt2InterruptTrigger General purpose interrupt 2.
kMU_GenInt3InterruptTrigger General purpose interrupt 3.
```

15.5 **Function Documentation**

15.5.1 void MU Init (MU Type * base)

This function enables the MU clock only.

Parameters

base	MU peripheral base address.
------	-----------------------------

15.5.2 void MU Deinit (MU Type * base)

This function disables the MU clock only.

Parameters

```
base
      MU peripheral base address.
```

15.5.3 static void MU_SendMsgNonBlocking (MU_Type * base, uint32_t regIndex, uint32_t msg) [inline], [static]

This function writes a message to the specific TX register. It does not check whether the TX register is empty or not. The upper layer should make sure the TX register is empty before calling this function. This function can be used in ISR for better performance.

```
* while (!(kMU_Tx0EmptyFlag & MU_GetStatusFlags(base))) { } Wait for TX0
     register empty.
* MU_SendMsgNonBlocking(base, kMU_MsgReg0, MSG_VAL); Write message to the TX0
     register.
```

base	MU peripheral base address.
regIndex	TX register index, see mu_msg_reg_index_t.
msg	Message to send.

15.5.4 void MU SendMsg (MU Type * base, uint32 t regIndex, uint32 t msg)

This function waits until the TX register is empty and sends the message.

Parameters

base	MU peripheral base address.
regIndex	MU message register, see mu_msg_reg_index_t.
msg	Message to send.

static uint32_t MU_ReceiveMsgNonBlocking (MU_Type * base, uint32_t 15.5.5 regIndex) [inline], [static]

This function reads a message from the specific RX register. It does not check whether the RX register is full or not. The upper layer should make sure the RX register is full before calling this function. This function can be used in ISR for better performance.

```
* uint32_t msg;
* while (!(kMU_Rx0FullFlag & MU_GetStatusFlags(base)))
   Wait for the RXO register full.
* msg = MU_ReceiveMsgNonBlocking(base, kMU_MsgReg0); Read message from RX0
      register.
```

Parameters

base	MU peripheral base address.
regIndex	RX register index, see mu_msg_reg_index_t.

Returns

The received message.

15.5.6 uint32_t MU_ReceiveMsg (MU_Type * base, uint32_t regIndex)

This function waits until the RX register is full and receives the message.

base	MU peripheral base address.
regIndex	MU message register, see mu_msg_reg_index_t

Returns

The received message.

static void MU SetFlagsNonBlocking (MU Type * base, uint32 t flags) 15.5.7 [inline], [static]

This function sets the 3-bit MU flags directly. Every time the 3-bit MU flags are changed, the status flag kMU_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. The upper layer should make sure the status flag kMU_FlagsUpdatingFlag is cleared before calling this function.

```
* while (kMU_FlagsUpdatingFlag & MU_GetStatusFlags(base))
* } Wait for previous MU flags updating.
* MU_SetFlagsNonBlocking(base, OU); Set the mU flags.
```

Parameters

base	MU peripheral base address.
flags	The 3-bit MU flags to set.

15.5.8 void MU SetFlags (MU Type * base, uint32 t flags)

This function blocks setting the 3-bit MU flags. Every time the 3-bit MU flags are changed, the status flag kMU_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. This function waits for the MU status flag kMU FlagsUpdatingFlag cleared and sets the 3-bit MU flags.

base	MU peripheral base address.
flags	The 3-bit MU flags to set.

static uint32_t MU_GetFlags (MU_Type * base) [inline], [static]

This function gets the current 3-bit MU flags on the current side.

Parameters

base	MU peripheral base address.
------	-----------------------------

Returns

flags Current value of the 3-bit flags.

static uint32_t MU_GetStatusFlags (MU_Type * base) [inline], 15.5.10 [static]

This function returns the bit mask of the MU status flags. See _mu_status_flags.

```
* uint32_t flags;
* flags = MU_GetStatusFlags(base); Get all status flags.
* if (kMU_Tx0EmptyFlag & flags)
* {
     The TXO register is empty. Message can be sent.
     MU_SendMsgNonBlocking(base, kMU_MsgReg0, MSG0_VAL);
 if (kMU_Tx1EmptyFlag & flags)
     The TX1 register is empty. Message can be sent.
     MU_SendMsgNonBlocking(base, kMU_MsgReg1, MSG1_VAL);
```

Parameters

base	MU peripheral base address.
------	-----------------------------

Returns

Bit mask of the MU status flags, see _mu_status_flags.

15.5.11 static uint32_t MU_GetInterruptsPending (MU_Type * base) [inline], [static]

This function returns the bit mask of the pending MU IRQs.

base	MU peripheral base address.
------	-----------------------------

Returns

Bit mask of the MU IRQs pending.

15.5.12 static void MU_ClearStatusFlags (MU_Type * base, uint32_t mask) [inline], [static]

This function clears the specific MU status flags. The flags to clear should be passed in as bit mask. See _mu_status_flags.

Parameters

base	MU peripheral base address.
mask	Bit mask of the MU status flags. See _mu_status_flags. The following flags are cleared by hardware, this function could not clear them. • kMU_Tx0EmptyFlag • kMU_Tx1EmptyFlag • kMU_Tx2EmptyFlag • kMU_Tx3EmptyFlag • kMU_Rx0FullFlag • kMU_Rx1FullFlag • kMU_Rx2FullFlag • kMU_Rx3FullFlag • kMU_EventPendingFlag • kMU_FlagsUpdatingFlag • kMU_FlagsUpdatingFlag • kMU_OtherSideInResetFlag

15.5.13 static void MU_EnableInterrupts (MU_Type * base, uint32_t mask) [inline], [static]

This function enables the specific MU interrupts. The interrupts to enable should be passed in as bit mask. See _mu_interrupt_enable.

```
* Enable general interrupt 0 and TXO empty interrupt.
* MU_EnableInterrupts(base, kMU_GenInt0InterruptEnable |
kMU_Tx0EmptyInterruptEnable);
```

base	MU peripheral base address.
mask	Bit mask of the MU interrupts. See _mu_interrupt_enable.

15.5.14 static void MU_DisableInterrupts (MU_Type * base, uint32_t mask) [inline], [static]

This function disables the specific MU interrupts. The interrupts to disable should be passed in as bit mask. See _mu_interrupt_enable.

Parameters

base	MU peripheral base address.
mask	Bit mask of the MU interrupts. See _mu_interrupt_enable.

15.5.15 status_t MU_TriggerInterrupts (MU_Type * base, uint32_t mask)

This function triggers the specific interrupts to the other core. The interrupts to trigger are passed in as bit mask. See _mu_interrupt_trigger. The MU should not trigger an interrupt to the other core when the previous interrupt has not been processed by the other core. This function checks whether the previous interrupts have been processed. If not, it returns an error.

base	MU peripheral base address.
mask	Bit mask of the interrupts to trigger. See _mu_interrupt_trigger.

Return values

kStatus_Success	Interrupts have been triggered successfully.
kStatus_Fail	Previous interrupts have not been accepted.

15.5.16 static void MU MaskHardwareReset (MU Type * base, bool mask) [inline], [static]

The other core could call MU_HardwareResetOtherCore() to reset current core. To mask the reset, call this function and pass in true.

Parameters

base	MU peripheral base address.
mask	Pass true to mask the hardware reset, pass false to unmask it.

15.5.17 static mu_power_mode_t MU_GetOtherCorePowerMode (MU_Type * base) [inline], [static]

This function gets the power mode of the other core.

Parameters

base	MU peripheral base address.
------	-----------------------------

Returns

Power mode of the other core.

Chapter 16

PDM: Microphone Interface

16.1 Overview

Modules

- PDM Driver
- PDM SDMA Driver

16.2 Typical use case

16.3 **PDM Driver**

16.3.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Microphone Interface (PDM) module of MC-UXpresso SDK devices.

PDM driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for PDM initialization, configuration, and operation for the optimization and customization purpose. Using the functional API requires the knowledge of the PDM peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. PDM functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. Initialize the handle by calling the PDM_TransferCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions PDM_TransferReceive-NonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with kStatus_PDM_Idle status.

Typical use case 16.3.2

16.3.2.1 PDM receive using an interrupt method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm-_interrupt

16.3.2.2 PDM receive using a SDMA method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm/pdm-_sdma_transfer

16.3.2.3 PDM receive using a EDMA method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm/pdmedma transfer Refer to the driver examples codes located at <SDK ROOT>/boards/<BOAR-D>/driver_examples/pdm/pdm_sai_edma Refer to the driver examples codes located at <SDK_RO-OT>/boards/<BOARD>/driver_examples/pdm/pdm_sai_multi_channel_edma

16.3.2.4 PDM receive using a transactional method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm/pdm_interrupt_transfer

Data Structures

```
• struct _pdm_channel_config
```

PDM channel configurations. More...

• struct _pdm_config

PDM user configuration structure. More...

struct _pdm_hwvad_config

PDM voice activity detector user configuration structure. More...

• struct _pdm_hwvad_noise_filter

PDM voice activity detector noise filter user configuration structure. More...

struct _pdm_hwvad_zero_cross_detector

PDM voice activity detector zero cross detector configuration structure. More...

• struct _pdm_transfer

PDM SDMA transfer structure. More...

• struct _pdm_hwvad_notification

PDM HWVAD notification structure. More...

• struct _pdm_handle

PDM handle structure. More...

Macros

• #define PDM_XFER_QUEUE_SIZE (4U) PDM XFER QUEUE SIZE.

Typedefs

```
• typedef enum _pdm_dc_remover pdm_dc_remover_t
```

PDM DC remover configurations.

• typedef enum _pdm_df_quality_mode pdm_df_quality_mode_t

PDM decimation filter quality mode.

• typedef enum pdm df output gain pdm df output gain t

PDM decimation filter output gain.

• typedef struct _pdm_channel_config pdm_channel_config_t

PDM channel configurations.

typedef struct _pdm_config pdm_config_t

PDM user configuration structure.

• typedef enum pdm hwvad hpf config pdm hwvad hpf config t

High pass filter configure cut-off frequency.

typedef enum

```
_pdm_hwvad_filter_status pdm_hwvad_filter_status_t
```

HWVAD internal filter status.

typedef struct _pdm_hwvad_config pdm_hwvad_config_t

```
PDM voice activity detector user configuration structure.

    typedef struct

  _pdm_hwvad_noise_filter_pdm_hwvad_noise_filter_t
     PDM voice activity detector noise filter user configuration structure.
• typedef enum _pdm_hwvad_zcd_result pdm_hwvad_zcd_result_t
     PDM voice activity detector zero cross detector result.

    typedef struct

  _pdm_hwvad_zero_cross_detector.pdm_hwvad_zero_cross_detector_t
     PDM voice activity detector zero cross detector configuration structure.
• typedef struct _pdm_transfer pdm_transfer_t
     PDM SDMA transfer structure.
• typedef struct _pdm_handle pdm_handle_t
     PDM handle.
• typedef void(* pdm_transfer_callback_t)(PDM_Type *base, pdm_handle_t *handle, status_t status,
  void *userData)
     PDM transfer callback prototype.
• typedef void(* pdm hwvad callback t )(status t status, void *userData)
     PDM HWVAD callback prototype.
• typedef struct
  _pdm_hwvad_notification pdm_hwvad_notification_t
     PDM HWVAD notification structure.
```

Enumerations

```
enum {
 kStatus_PDM_Busy = MAKE_STATUS(kStatusGroup_PDM, 0),
 kStatus_PDM_CLK_LOW = MAKE_STATUS(kStatusGroup_PDM, 1),
 kStatus PDM FIFO ERROR = MAKE STATUS(kStatusGroup PDM, 2),
 kStatus_PDM_QueueFull = MAKE_STATUS(kStatusGroup_PDM, 3),
 kStatus_PDM_Idle = MAKE_STATUS(kStatusGroup_PDM, 4),
 kStatus PDM Output ERROR = MAKE STATUS(kStatusGroup PDM, 5),
 kStatus_PDM_ChannelConfig_Failed = MAKE_STATUS(kStatusGroup_PDM, 6),
 kStatus PDM HWVAD VoiceDetected = MAKE STATUS(kStatusGroup PDM, 7),
 kStatus_PDM_HWVAD_Error = MAKE_STATUS(kStatusGroup_PDM, 8) }
    PDM return status.
• enum pdm interrupt enable {
 kPDM_ErrorInterruptEnable = PDM_CTRL_1_ERREN_MASK,
 kPDM_FIFOInterruptEnable = PDM_CTRL_1_DISEL(2U) }
    The PDM interrupt enable flag.
enum _pdm_internal_status {
```

```
kPDM StatusDfBusyFlag = (int)PDM STAT BSY FIL MASK,
 kPDM_StatusFIRFilterReady = PDM_STAT_FIR_RDY_MASK,
 kPDM StatusFrequencyLow = PDM STAT LOWFREOF MASK.
 kPDM_StatusCh0FifoDataAvaliable = PDM_STAT_CH0F_MASK,
 kPDM StatusCh1FifoDataAvaliable = PDM STAT CH1F MASK,
 kPDM StatusCh2FifoDataAvaliable = PDM STAT CH2F MASK,
 kPDM_StatusCh3FifoDataAvaliable = PDM_STAT_CH3F_MASK,
 kPDM_StatusCh4FifoDataAvaliable = PDM_STAT_CH4F_MASK,
 kPDM StatusCh5FifoDataAvaliable = PDM STAT CH5F MASK.
 kPDM StatusCh6FifoDataAvaliable = PDM STAT CH6F MASK,
 kPDM_StatusCh7FifoDataAvaliable = PDM_STAT_CH7F_MASK }
   The PDM status.
enum _pdm_channel_enable_mask {
 kPDM_EnableChannel0 = PDM_STAT_CH0F_MASK,
 kPDM EnableChannel1 = PDM STAT CH1F MASK,
 kPDM_EnableChannel2 = PDM_STAT_CH2F_MASK,
 kPDM EnableChannel3 = PDM_STAT_CH3F_MASK,
 kPDM EnableChannel4 = PDM STAT CH4F MASK,
 kPDM EnableChannel5 = PDM STAT CH5F MASK,
 kPDM_EnableChannel6 = PDM_STAT_CH6F_MASK,
 kPDM EnableChannel7 = PDM STAT CH7F MASK }
   PDM channel enable mask.
enum _pdm_fifo_status {
 kPDM FifoStatusUnderflowCh0 = PDM FIFO STAT FIFOUNDO MASK,
 kPDM_FifoStatusUnderflowCh1 = PDM_FIFO_STAT_FIFOUND1_MASK,
 kPDM FifoStatusUnderflowCh2 = PDM FIFO STAT FIFOUND2 MASK,
 kPDM FifoStatusUnderflowCh3 = PDM FIFO STAT FIFOUND3 MASK,
 kPDM_FifoStatusUnderflowCh4 = PDM_FIFO_STAT_FIFOUND4_MASK,
 kPDM FifoStatusUnderflowCh5 = PDM FIFO STAT FIFOUND5 MASK,
 kPDM_FifoStatusUnderflowCh6 = PDM_FIFO_STAT_FIFOUND6_MASK,
 kPDM_FifoStatusUnderflowCh7 = PDM_FIFO_STAT_FIFOUND6_MASK,
 kPDM FifoStatusOverflowCh0 = PDM FIFO STAT FIFOOVF0 MASK,
 kPDM FifoStatusOverflowCh1 = PDM FIFO STAT FIFOOVF1 MASK,
 kPDM FifoStatusOverflowCh2 = PDM FIFO STAT FIFOOVF2 MASK,
 kPDM FifoStatusOverflowCh3 = PDM_FIFO_STAT_FIFOOVF3_MASK,
 kPDM_FifoStatusOverflowCh4 = PDM_FIFO_STAT_FIFOOVF4_MASK,
 kPDM FifoStatusOverflowCh5 = PDM FIFO STAT FIFOOVF5 MASK,
 kPDM_FifoStatusOverflowCh6 = PDM_FIFO_STAT_FIFOOVF6_MASK,
 kPDM FifoStatusOverflowCh7 = PDM FIFO STAT FIFOOVF7 MASK }
   The PDM fifo status.
enum _pdm_output_status {
```

```
kPDM OutputStatusUnderFlowCh0 = PDM OUT STAT OUTUNF0 MASK,
 kPDM_OutputStatusUnderFlowCh1 = PDM_OUT_STAT_OUTUNF1_MASK,
 kPDM OutputStatusUnderFlowCh2 = PDM OUT STAT OUTUNF2 MASK,
 kPDM OutputStatusUnderFlowCh3 = PDM_OUT_STAT_OUTUNF3_MASK,
 kPDM OutputStatusUnderFlowCh4 = PDM OUT STAT OUTUNF4 MASK,
 kPDM OutputStatusUnderFlowCh5 = PDM OUT STAT OUTUNF5 MASK,
 kPDM_OutputStatusUnderFlowCh6 = PDM_OUT_STAT_OUTUNF6_MASK,
 kPDM_OutputStatusUnderFlowCh7 = PDM_OUT_STAT_OUTUNF7_MASK,
 kPDM OutputStatusOverFlowCh0 = PDM OUT STAT OUTOVF0 MASK,
 kPDM_OutputStatusOverFlowCh1 = PDM_OUT_STAT_OUTOVF1_MASK,
 kPDM_OutputStatusOverFlowCh2 = PDM_OUT_STAT_OUTOVF2_MASK,
 kPDM OutputStatusOverFlowCh3 = PDM OUT STAT OUTOVF3 MASK,
 kPDM_OutputStatusOverFlowCh4 = PDM_OUT_STAT_OUTOVF4_MASK,
 kPDM OutputStatusOverFlowCh5 = PDM OUT STAT OUTOVF5 MASK,
 kPDM_OutputStatusOverFlowCh6 = PDM_OUT_STAT_OUTOVF6_MASK,
 kPDM OutputStatusOverFlowCh7 = PDM OUT STAT OUTOVF7 MASK }
    The PDM output status.
enum _pdm_dc_remover {
 kPDM DcRemoverCutOff21Hz = 0U,
 kPDM DcRemoverCutOff83Hz = 1U,
 kPDM DcRemoverCutOff152Hz = 2U,
 kPDM DcRemoverBypass = 3U }
    PDM DC remover configurations.
enum _pdm_df_quality_mode {
 kPDM_QualityModeMedium = 0U,
 kPDM QualityModeHigh = 1U,
 kPDM_QualityModeLow = 7U,
 kPDM_QualityModeVeryLow0 = 6U,
 kPDM QualityModeVeryLow1 = 5U,
 kPDM QualityModeVeryLow2 = 4U }
    PDM decimation filter quality mode.
enum _pdm_qulaity_mode_k_factor {
 kPDM_QualityModeHighKFactor = 1U,
 kPDM QualityModeMediumKFactor = 2U,
 kPDM QualityModeLowKFactor = 4U,
 kPDM_QualityModeVeryLow2KFactor = 8U }
    PDM quality mode K factor.
enum _pdm_df_output_gain {
```

```
kPDM DfOutputGain0 = 0U.
 kPDM_DfOutputGain1 = 1U,
 kPDM DfOutputGain2 = 2U,
 kPDM_DfOutputGain3 = 3U,
 kPDM DfOutputGain4 = 4U,
 kPDM DfOutputGain5 = 5U,
 kPDM_DfOutputGain6 = 6U,
 kPDM_DfOutputGain7 = 7U,
 kPDM DfOutputGain8 = 8U,
 kPDM_DfOutputGain9 = 9U,
 kPDM DfOutputGain10 = 0xAU,
 kPDM DfOutputGain11 = 0xBU,
 kPDM DfOutputGain12 = 0xCU,
 kPDM DfOutputGain13 = 0xDU,
 kPDM_DfOutputGain14 = 0xEU,
 kPDM DfOutputGain15 = 0xFU
    PDM decimation filter output gain.
• enum pdm data width { kPDM DataWdith16 = 2U }
    PDM data width.
enum _pdm_hwvad_interrupt_enable {
 kPDM HwvadErrorInterruptEnable = PDM VAD0 CTRL 1 VADERIE MASK,
 kPDM HwvadInterruptEnable = PDM VAD0 CTRL 1 VADIE MASK }
    PDM voice activity detector interrupt type.
enum _pdm_hwvad_int_status {
 kPDM HwvadStatusInputSaturation = PDM VAD0 STAT VADINSATF MASK,
 kPDM HwvadStatusVoiceDetectFlag = PDM VAD0 STAT VADIF MASK }
    The PDM hwvad interrupt status flag.
• enum pdm hwvad hpf config {
 kPDM_HwvadHpfBypassed = 0x0U,
 kPDM_HwvadHpfCutOffFreq1750Hz = 0x1U,
 kPDM HwvadHpfCutOffFreq215Hz = 0x2U,
 kPDM_HwvadHpfCutOffFreq102Hz = 0x3U }
    High pass filter configure cut-off frequency.
enum _pdm_hwvad_filter_status {
 kPDM_HwvadInternalFilterNormalOperation = 0U,
 kPDM HwvadInternalFilterInitial = PDM VAD0 CTRL 1 VADST10 MASK }
    HWVAD internal filter status.
enum _pdm_hwvad_zcd_result {
 kPDM_HwvadResultOREnergyBasedDetection,
 kPDM HwvadResultANDEnergyBasedDetection }
    PDM voice activity detector zero cross detector result.
```

Driver version

• #define FSL_PDM_DRIVER_VERSION (MAKE_VERSION(2, 9, 1)) *Version 2.9.1.*

Initialization and deinitialization

• void PDM_Init (PDM_Type *base, const pdm_config_t *config)

Initializes the PDM peripheral.

• void PDM_Deinit (PDM_Type *base)

De-initializes the PDM peripheral.

• static void PDM Reset (PDM Type *base)

Resets the PDM module.

• static void PDM_Enable (PDM_Type *base, bool enable)

Enables/disables PDM interface.

• static void PDM EnableDoze (PDM_Type *base, bool enable)

Enables/disables DOZE.

• static void PDM_EnableDebugMode (PDM_Type *base, bool enable)

Enables/disables debug mode for PDM.

• static void PDM EnableInDebugMode (PDM Type *base, bool enable)

Enables/disables PDM interface in debug mode.

• static void PDM_EnterLowLeakageMode (PDM_Type *base, bool enable)

Enables/disables PDM interface disable/Low Leakage mode.

• static void PDM EnableChannel (PDM Type *base, uint8 t channel, bool enable)

Enables/disables the PDM channel.

• void PDM_SetChannelConfig (PDM_Type *base, uint32_t channel, const pdm_channel_config_t *config)

PDM one channel configurations.

• status_t_PDM_SetSampleRateConfig_(PDM_Type_*base,_uint32_t_sourceClock_HZ,_uint32_t sampleRate HZ)

PDM set sample rate.

• status t PDM SetSampleRate (PDM Type *base, uint32 t enableChannelMask, pdm df quality mode t qualityMode, uint8 t osr, uint32 t clkDiv)

PDM set sample rate.

• uint32 t PDM_GetInstance (PDM_Type *base)

Get the instance number for PDM.

Status

• static uint32 t PDM GetStatus (PDM Type *base)

Gets the PDM internal status flag.

• static uint32_t PDM_GetFifoStatus (PDM_Type *base)

Gets the PDM FIFO status flag.

• static uint32 t PDM GetOutputStatus (PDM Type *base)

Gets the PDM output status flag.

• static void PDM_ClearStatus (PDM_Type *base, uint32_t mask)

Clears the PDM Tx status.

• static void PDM_ClearFIFOStatus (PDM_Type *base, uint32_t mask)

Clears the PDM Tx status.

static void PDM_ClearOutputStatus (PDM_Type *base, uint32_t mask)

Clears the PDM output status.

Interrupts

- void PDM_EnableInterrupts (PDM_Type *base, uint32_t mask)
 - Enables the PDM interrupt requests.
- static void PDM_DisableInterrupts (PDM_Type *base, uint32_t mask)

Disables the PDM interrupt requests.

DMA Control

- static void PDM_EnableDMA (PDM_Type *base, bool enable)
 - Enables/disables the PDM DMA requests.
- static uint32_t PDM_GetDataRegisterAddress (PDM_Type *base, uint32_t channel) Gets the PDM data register address.

Bus Operations

- static int16_t PDM_ReadData (PDM_Type *base, uint32_t channel) Reads data from the PDM FIFO.
- void PDM_ReadNonBlocking (PDM_Type *base, uint32_t startChannel, uint32_t channelNums, int16_t *buffer, size_t size)

PDM read data non blocking.

- void PDM_ReadFifo (PDM_Type *base, uint32_t startChannel, uint32_t channelNums, void *buffer, size_t size, uint32_t dataWidth)
 - PDM read fifo.
- void PDM_SetChannelGain (PDM_Type *base, uint32_t channel, pdm_df_output_gain_t gain) Set the PDM channel gain.

Voice Activity Detector

- void PDM_SetHwvadConfig (PDM_Type *base, const pdm_hwvad_config_t *config)

 Configure voice activity detector.
- static void PDM_ForceHwvadOutputDisable (PDM_Type *base, bool enable)
- PDM hwvad force output disable.
 static void PDM ResetHwvad (PDM Type *base)

PDM hwvad reset.

• static void PDM EnableHwvad (PDM Type *base, bool enable)

Enable/Disable Voice activity detector.

• static void PDM EnableHwvadInterrupts (PDM Type *base, uint32 t mask)

Enables the PDM Voice Detector interrupt requests.

• static void PDM_DisableHwvadInterrupts (PDM_Type *base, uint32_t mask)

Disables the PDM Voice Detector interrupt requests.

- static void PDM_ClearHwvadInterruptStatusFlags (PDM_Type *base, uint32_t mask)
- Clears the PDM voice activity detector status flags.
 static uint32_t PDM_GetHwvadInterruptStatusFlags (PDM_Type *base)

Clears the PDM voice activity detector status flags.

• static uint32 t PDM GetHwvadInitialFlag (PDM Type *base)

Get the PDM voice activity detector initial flags.

• static uint32 t PDM GetHwyadVoiceDetectedFlag (PDM Type *base)

Get the PDM voice activity detector voice detected flags.

static void PDM_EnableHwvadSignalFilter (PDM_Type *base, bool enable)

Enables/disables voice activity detector signal filter.

• void PDM SetHwyadSignalFilterConfig (PDM Type *base, bool enableMaxBlock, uint32 t signalGain)

Configure voice activity detector signal filter.

• void PDM SetHwyadNoiseFilterConfig (PDM Type *base, const pdm hwyad noise filter t *config)

Configure voice activity detector noise filter.

• static void PDM EnableHwvadZeroCrossDetector (PDM_Type *base, bool enable)

Enables/disables voice activity detector zero cross detector.

• void PDM_SetHwvadZeroCrossDetectorConfig (PDM_Type *base, const pdm_hwvad_zero_cross-_detector_t *config)

Configure voice activity detector zero cross detector.

• static uint16 t PDM GetNoiseData (PDM Type *base)

Reads noise data.

• static void PDM_SetHwvadInternalFilterStatus (PDM_Type *base, pdm_hwvad_filter_status_t status)

set hwvad internal filter status.

• void PDM_SetHwvadInEnvelopeBasedMode (PDM_Type *base, const pdm_hwvad_config_t *hwvadConfig, const pdm hwvad noise filter t *noiseConfig, const pdm hwvad zero cross detector t *zcdConfig. uint32 t signalGain)

set HWVAD in envelope based mode.

• void PDM_SetHwvadInEnergyBasedMode (PDM_Type *base, const pdm_hwvad_config_t *hwvadConfig, const pdm hwvad noise filter t *noiseConfig, const pdm hwvad zero crossdetector t *zcdConfig, uint32 t signalGain)

brief set HWVAD in energy based mode.

• void PDM_EnableHwvadInterruptCallback (PDM_Type *base, pdm_hwvad_callback_t vad-Callback, void *userData, bool enable)

Enable/Disable hwvad callback.

Transactional

• void PDM_TransferCreateHandle (PDM_Type *base, pdm_handle_t *handle, pdm_transfer_callback t callback, void *userData)

Initializes the PDM handle.

• status t PDM TransferSetChannelConfig (PDM Type *base, pdm handle t *handle, uint32 t channel, const pdm channel config t *config, uint32 t format)

PDM set channel transfer config.

• status_t_PDM_TransferReceiveNonBlocking (PDM_Type *base, pdm_handle_t *handle, pdm_transfer t *xfer)

Performs an interrupt non-blocking receive transfer on PDM.

• void PDM_TransferAbortReceive (PDM_Type *base, pdm_handle_t *handle)

Aborts the current IRQ receive.

• void PDM_TransferHandleIRQ (PDM_Type *base, pdm_handle_t *handle)

Tx interrupt handler.

16.3.3 Data Structure Documentation

16.3.3.1 struct pdm channel config

Data Fields

- pdm dc remover t cutOffFreq DC remover cut off frequency.
- pdm_df_output_gain_t gain Decimation Filter Output Gain.

16.3.3.2 struct pdm config

Data Fields

bool enableDoze

This module will enter disable/low leakage mode if DOZEN is active with ipg_doze is asserted.

• uint8 t fifoWatermark

Watermark value for FIFO.

• pdm_df_quality_mode_t qualityMode

Quality mode.

uint8_t cicOverSampleRate

CIC filter over sampling rate.

16.3.3.3 struct _pdm_hwvad_config

Data Fields

• uint8 t channel

Which channel uses voice activity detector.

• uint8 t initializeTime

Number of frames or samples to initialize voice activity detector.

• uint8_t cicOverSampleRate

CIC filter over sampling rate.

• uint8_t inputGain

Voice activity detector input gain.

• uint32 t frameTime

Voice activity frame time.

• pdm_hwvad_hpf_config_t cutOffFreq

High pass filter cut off frequency.

• bool enableFrameEnergy

If frame energy enabled, true means enable.

• bool enablePreFilter

If pre-filter enabled.

295

Field Documentation

(1) uint8_t _pdm_hwvad_config::initializeTime

16.3.3.4 struct pdm_hwvad_noise_filter

Data Fields

bool enableAutoNoiseFilter

If noise fileter automatically activated, true means enable.

bool enableNoiseMin

If Noise minimum block enabled, true means enabled.

• bool enableNoiseDecimation

If enable noise input decimation.

• bool enableNoiseDetectOR

Enables a OR logic in the output of minimum noise estimator block.

• uint32_t noiseFilterAdjustment

The adjustment value of the noise filter.

• uint32 t noiseGain

Gain value for the noise energy or envelope estimated.

16.3.3.5 struct _pdm_hwvad_zero_cross_detector

Data Fields

bool enableAutoThreshold

If ZCD auto-threshold enabled, true means enabled.

• pdm_hwvad_zcd_result_t zcdAnd

Is ZCD result is AND'ed with energy-based detection, false means OR'ed.

• uint32 t threshold

The adjustment value of the noise filter.

• uint32_t adjustmentThreshold

Gain value for the noise energy or envelope estimated.

Field Documentation

(1) bool pdm hwvad zero cross detector::enableAutoThreshold

16.3.3.6 struct pdm transfer

Data Fields

• volatile uint8_t * data

Data start address to transfer.

• volatile size_t dataSize

Total Transfer bytes size.

Field Documentation

- (1) volatile uint8_t* _pdm_transfer::data
- (2) volatile size t pdm transfer::dataSize
- 16.3.3.7 struct _pdm_hwvad_notification
- 16.3.3.8 struct pdm handle

Data Fields

• uint32 t state

Transfer status.

• pdm transfer callback t callback

Callback function called at transfer event.

void * userData

Callback parameter passed to callback function.

pdm_transfer_t pdmQueue [PDM_XFER_QUEUE_SIZE]

Transfer queue storing queued transfer.

• size_t transferSize [PDM_XFER_QUEUE_SIZE]

Data bytes need to transfer.

• volatile uint8_t queueUser

Index for user to queue transfer.

• volatile uint8_t queueDriver

Index for driver to get the transfer data and size.

• uint32 t format

data format

uint8_t watermark

Watermark value.

• uint8 t startChannel

end channel

• uint8 t channelNums

Enabled channel number.

16.3.4 Enumeration Type Documentation

16.3.4.1 anonymous enum

Enumerator

kStatus_PDM_Busy PDM is busy.

kStatus_PDM_CLK_LOW PDM clock frequency low.

kStatus_PDM_FIFO_ERROR PDM FIFO underrun or overflow.

kStatus PDM QueueFull PDM FIFO underrun or overflow.

kStatus_PDM_Idle PDM is idle.

kStatus_PDM_Output_ERROR PDM is output error.

kStatus PDM ChannelConfig Failed PDM channel config failed.

kStatus PDM HWVAD VoiceDetected PDM hwvad voice detected. **kStatus_PDM_HWVAD_Error** PDM hwvad error.

16.3.4.2 enum pdm interrupt enable

Enumerator

kPDM ErrorInterruptEnable PDM channel error interrupt enable. kPDM FIFOInterruptEnable PDM channel FIFO interrupt.

16.3.4.3 enum _pdm_internal_status

Enumerator

kPDM_StatusDfBusyFlag Decimation filter is busy processing data. **kPDM** StatusFIRFilterReady FIR filter data is ready.

kPDM StatusFrequencyLow Mic app clock frequency not high enough.

kPDM_StatusCh0FifoDataAvaliable channel 0 fifo data reached watermark level **kPDM** StatusCh1FifoDataAvaliable channel 1 fifo data reached watermark level

kPDM StatusCh2FifoDataAvaliable channel 2 fifo data reached watermark level kPDM StatusCh3FifoDataAvaliable channel 3 fifo data reached watermark level kPDM_StatusCh4FifoDataAvaliable channel 4 fifo data reached watermark level kPDM StatusCh5FifoDataAvaliable channel 5 fifo data reached watermark level kPDM StatusCh6FifoDataAvaliable channel 6 fifo data reached watermark level kPDM StatusCh7FifoDataAvaliable channel 7 fifo data reached watermark level

16.3.4.4 enum _pdm_channel_enable_mask

Enumerator

```
kPDM EnableChannel0 channgel 0 enable mask
kPDM EnableChannel1 channgel 1 enable mask
kPDM EnableChannel2 channgel 2 enable mask
kPDM_EnableChannel3 channgel 3 enable mask
kPDM EnableChannel4 channgel 4 enable mask
kPDM_EnableChannel5 channgel 5 enable mask
kPDM_EnableChannel6 channgel 6 enable mask
kPDM EnableChannel7 channgel 7 enable mask
```

16.3.4.5 enum _pdm_fifo_status

Enumerator

kPDM_FifoStatusUnderflowCh0 channel0 fifo status underflow kPDM FifoStatusUnderflowCh1 channel 1 fifo status underflow kPDM_FifoStatusUnderflowCh2 channel2 fifo status underflow kPDM FifoStatusUnderflowCh3 channel3 fifo status underflow kPDM FifoStatusUnderflowCh4 channel4 fifo status underflow kPDM FifoStatusUnderflowCh5 channel5 fifo status underflow kPDM FifoStatusUnderflowCh6 channel6 fifo status underflow kPDM FifoStatusUnderflowCh7 channel7 fifo status underflow kPDM_FifoStatusOverflowCh0 channel0 fifo status overflow kPDM FifoStatusOverflowCh1 channel1 fifo status overflow kPDM_FifoStatusOverflowCh2 channel2 fifo status overflow kPDM FifoStatusOverflowCh3 channel3 fifo status overflow kPDM_FifoStatusOverflowCh4 channel4 fifo status overflow kPDM FifoStatusOverflowCh5 channel5 fifo status overflow kPDM FifoStatusOverflowCh6 channel6 fifo status overflow kPDM FifoStatusOverflowCh7 channel7 fifo status overflow

16.3.4.6 enum _pdm_output_status

Enumerator

kPDM_OutputStatusUnderFlowCh0 channel0 output status underflow channel1 output status underflow kPDM_OutputStatusUnderFlowCh1 kPDM OutputStatusUnderFlowCh2 channel2 output status underflow kPDM OutputStatusUnderFlowCh3 channel3 output status underflow kPDM OutputStatusUnderFlowCh4 channel4 output status underflow kPDM_OutputStatusUnderFlowCh5 channel5 output status underflow kPDM_OutputStatusUnderFlowCh6 channel6 output status underflow kPDM OutputStatusUnderFlowCh7 channel7 output status underflow kPDM_OutputStatusOverFlowCh0 channel0 output status overflow channel1 output status overflow kPDM OutputStatusOverFlowCh1 kPDM OutputStatusOverFlowCh2 channel2 output status overflow kPDM_OutputStatusOverFlowCh3 channel3 output status overflow kPDM OutputStatusOverFlowCh4 channel4 output status overflow kPDM_OutputStatusOverFlowCh5 channel5 output status overflow kPDM_OutputStatusOverFlowCh6 channel6 output status overflow kPDM OutputStatusOverFlowCh7 channel7 output status overflow

16.3.4.7 enum pdm dc remover

Enumerator

kPDM_DcRemoverCutOff21Hz DC remover cut off 21HZ. kPDM_DcRemoverCutOff83Hz DC remover cut off 83HZ. kPDM_DcRemoverCutOff152Hz DC remover cut off 152HZ. **kPDM_DcRemoverBypass** DC remover bypass.

16.3.4.8 enum _pdm_df_quality_mode

Enumerator

kPDM QualityModeMedium quality mode memdium kPDM_QualityModeHigh quality mode high kPDM_QualityModeLow quality mode low kPDM_QualityModeVeryLow0 quality mode very low0 **kPDM** QualityModeVeryLow1 quality mode very low1 **kPDM** QualityModeVeryLow2 quality mode very low2

16.3.4.9 enum _pdm_qulaity_mode_k_factor

Enumerator

kPDM QualityModeHighKFactor high quality mode K factor = 1 / 2 kPDM_QualityModeMediumKFactor medium/very low0 quality mode K factor = 2 / 2 kPDM_QualityModeLowKFactor low/very low1 quality mode K factor = 4 / 2 **kPDM** OualityModeVeryLow2KFactor very low2 quality mode K factor = 8 / 2

16.3.4.10 enum _pdm_df_output_gain

Enumerator

```
kPDM_DfOutputGain0 Decimation filter output gain 0.
kPDM_DfOutputGain1 Decimation filter output gain 1.
kPDM DfOutputGain2 Decimation filter output gain 2.
kPDM_DfOutputGain3 Decimation filter output gain 3.
kPDM_DfOutputGain4 Decimation filter output gain 4.
kPDM_DfOutputGain5 Decimation filter output gain 5.
kPDM_DfOutputGain6 Decimation filter output gain 6.
kPDM_DfOutputGain7 Decimation filter output gain 7.
kPDM_DfOutputGain8 Decimation filter output gain 8.
kPDM_DfOutputGain9 Decimation filter output gain 9.
```

```
    kPDM_DfOutputGain10
    becimation filter output gain 10.
    kPDM_DfOutputGain11
    becimation filter output gain 11.
    becimation filter output gain 12.
    becimation filter output gain 13.
    becimation filter output gain 13.
    becimation filter output gain 14.
    becimation filter output gain 14.
    becimation filter output gain 14.
    becimation filter output gain 15.
```

16.3.4.11 enum _pdm_data_width

Enumerator

kPDM_DataWdith16 PDM data width 16bit.

16.3.4.12 enum _pdm_hwvad_interrupt_enable

Enumerator

kPDM_HwvadErrorInterruptEnable PDM channel HWVAD error interrupt enable. *kPDM_HwvadInterruptEnable* PDM channel HWVAD interrupt.

16.3.4.13 enum _pdm_hwvad_int_status

Enumerator

kPDM_HwvadStatusInputSaturationHWVAD saturation condition.kPDM_HwvadStatusVoiceDetectFlagHWVAD voice detect interrupt triggered.

16.3.4.14 enum _pdm_hwvad_hpf_config

Enumerator

kPDM_HwvadHpfBypassed High-pass filter bypass.
 kPDM_HwvadHpfCutOffFreq1750Hz High-pass filter cut off frequency 1750HZ.
 kPDM_HwvadHpfCutOffFreq215Hz High-pass filter cut off frequency 215HZ.
 kPDM_HwvadHpfCutOffFreq102Hz High-pass filter cut off frequency 102HZ.

16.3.4.15 enum _pdm_hwvad_filter_status

Enumerator

kPDM_HwvadInternalFilterNormalOperation internal filter ready for normal operation **kPDM_HwvadInternalFilterInitial** interla filter are initial

16.3.4.16 enum pdm hwvad zcd result

Enumerator

kPDM_HwvadResultOREnergyBasedDetection zero cross detector result will be OR with energy based detection

kPDM_HwvadResultANDEnergyBasedDetection zero cross detector result will be AND with energy based detection

16.3.5 Function Documentation

16.3.5.1 void PDM_Init (PDM_Type * base, const pdm_config_t * config)

Ungates the PDM clock, resets the module, and configures PDM with a configuration structure. The configuration structure can be custom filled or set with default values by PDM GetDefaultConfig().

Note

This API should be called at the beginning of the application to use the PDM driver. Otherwise, accessing the PDM module can cause a hard fault because the clock is not enabled.

Parameters

base	PDM base pointer
config	PDM configuration structure.

16.3.5.2 void PDM Deinit (PDM Type * base)

This API gates the PDM clock. The PDM module can't operate unless PDM_Init is called to enable the clock.

Parameters

base	PDM base pointer
------	------------------

16.3.5.3 static void PDM_Reset (PDM_Type * base) [inline], [static]

base	PDM base pointer
------	------------------

16.3.5.4 static void PDM_Enable (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	True means PDM interface is enabled, false means PDM interface is disabled.

16.3.5.5 static void PDM_EnableDoze (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	True means the module will enter Disable/Low Leakage mode when ipg_doze is asserted, false means the module will not enter Disable/Low Leakage mode when ipg_doze is asserted.

16.3.5.6 static void PDM_EnableDebugMode (PDM_Type * base, bool enable) [inline], [static]

The PDM interface cannot enter debug mode once in Disable/Low Leakage or Low Power mode.

Parameters

base	PDM base pointer
enable	True means PDM interface enter debug mode, false means PDM interface in normal
	mode.

16.3.5.7 static void PDM_EnableInDebugMode (PDM_Type * base, bool enable) [inline], [static]

base	PDM base pointer
enable	True means PDM interface is enabled debug mode, false means PDM interface is
	disabled after after completing the current frame in debug mode.

16.3.5.8 static void PDM_EnterLowLeakageMode (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	True means PDM interface is in disable/low leakage mode, False means PDM interface is in normal mode.

16.3.5.9 static void PDM_EnableChannel (PDM_Type * base, uint8_t channel, bool enable) [inline], [static]

Parameters

base	PDM base pointer
channel	PDM channel number need to enable or disable.
enable	True means enable PDM channel, false means disable.

16.3.5.10 void PDM_SetChannelConfig (PDM_Type * base, uint32_t channel, const pdm_channel_config_t * config)

Parameters

base	PDM base pointer
config	PDM channel configurations.
channel	channel number. after completing the current frame in debug mode.

16.3.5.11 status_t PDM_SetSampleRateConfig (PDM_Type * base, uint32_t sourceClock_HZ, uint32 t sampleRate_HZ)

Note

This function is depend on the configuration of the PDM and PDM channel, so the correct call sequence is

```
* PDM_Init(base, pdmConfig)
* PDM_SetChannelConfig(base, channel, &channelConfig)
* PDM_SetSampleRateConfig(base, source, sampleRate)
```

Parameters

base	PDM base pointer
sourceClock HZ	PDM source clock frequency.
sampleRate_H-	PDM sample rate.
Z	

16.3.5.12 status_t PDM_SetSampleRate (PDM_Type * base, uint32_t enableChannelMask, pdm_df_quality_mode_t qualityMode, uint8_t osr, uint32_t clkDiv)

Deprecated Do not use this function. It has been superceded by PDM_SetSampleRateConfig

Parameters

base	PDM base pointer
	PDM channel enable mask.
ChannelMask	
qualityMode	quality mode.
osr	cic oversample rate
clkDiv	clock divider

16.3.5.13 uint32_t PDM_GetInstance (PDM_Type * base)

Parameters
Parameters

base

PDM base pointer.

16.3.5.14 static uint32_t PDM_GetStatus (PDM_Type * base) [inline], [static]

Use the Status Mask in pdm internal status to get the status value needed

Parameters

base PDM base pointer

Returns

PDM status flag value.

16.3.5.15 static uint32_t PDM_GetFifoStatus (PDM_Type * base) [inline], [static]

Use the Status Mask in _pdm_fifo_status to get the status value needed

Parameters

base PDM base pointer

Returns

FIFO status.

16.3.5.16 static uint32_t PDM_GetOutputStatus (PDM_Type * base) [inline], [static]

Use the Status Mask in _pdm_output_status to get the status value needed

Parameters

base PDM base pointer

Returns

output status.

16.3.5.17 static void PDM_ClearStatus (PDM_Type * base, uint32_t mask) [inline], [static]

base	PDM base pointer
mask	State mask. It can be a combination of the status between kPDM_StatusFrequency-Low and kPDM_StatusCh7FifoDataAvaliable.

16.3.5.18 static void PDM_ClearFIFOStatus (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	State mask.It can be a combination of the status in _pdm_fifo_status.

16.3.5.19 static void PDM_ClearOutputStatus (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	State mask. It can be a combination of the status in _pdm_output_status.

16.3.5.20 void PDM_EnableInterrupts (PDM_Type * base, uint32_t mask)

Parameters

base	PDM base pointer
mask	 interrupt source The parameter can be a combination of the following sources if defined. kPDM_ErrorInterruptEnable kPDM_FIFOInterruptEnable

16.3.5.21 static void PDM_DisableInterrupts (PDM_Type * base, uint32_t mask) [inline], [static]

base	PDM base pointer
mask	 interrupt source The parameter can be a combination of the following sources if defined. kPDM_ErrorInterruptEnable kPDM_FIFOInterruptEnable

16.3.5.22 static void PDM_EnableDMA (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	True means enable DMA, false means disable DMA.

16.3.5.23 static uint32_t PDM_GetDataRegisterAddress (PDM_Type * base, uint32_t channel) [inline], [static]

This API is used to provide a transfer address for the PDM DMA transfer configuration.

Parameters

base	PDM base pointer.
channel	Which data channel used.

Returns

data register address.

16.3.5.24 static int16_t PDM_ReadData (PDM_Type * base, uint32_t channel) [inline], [static]



base	PDM base pointer.
channel	Data channel used.

Returns

Data in PDM FIFO.

16.3.5.25 void PDM_ReadNonBlocking (PDM_Type * base, uint32_t startChannel, uint32 t channelNums, int16 t * buffer, size t size)

So the actually read data byte size in this function is (size * 2 * channelNums).

Parameters

base	PDM base pointer.
startChannel	start channel number.
channelNums	total enabled channelnums.
buffer	received buffer address.
size	number of 16bit data to read.

16.3.5.26 void PDM_ReadFifo (PDM_Type * base, uint32_t startChannel, uint32_t channelNums, void * buffer, size_t size, uint32_t dataWidth)

Note

: This function support 16 bit only for IP version that only supports 16bit.

Parameters

base	PDM base pointer.
startChannel	start channel number.
channelNums	total enabled channelnums.
buffer	received buffer address.
size	number of samples to read.
dataWidth	sample width.

16.3.5.27 void PDM_SetChannelGain (PDM_Type * base, uint32_t channel, pdm_df_output_gain_t gain)

Please note for different quality mode, the valid gain value is different, reference RM for detail.

base	PDM base pointer.
channel	PDM channel index.
gain	channel gain, the register gain value range is 0 - 15.

16.3.5.28 void PDM_SetHwvadConfig (PDM_Type * base, const pdm_hwvad_config_t * config)

Parameters

base	PDM base pointer
config	Voice activity detector configure structure pointer.

16.3.5.29 static void PDM_ForceHwvadOutputDisable (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	true is output force disable, false is output not force.

16.3.5.30 static void PDM_ResetHwvad (PDM_Type * base) [inline], [static]

It will reset VADNDATA register and will clean all internal buffers, should be called when the PDM isn't running.

Parameters

base	PDM base pointer

16.3.5.31 static void PDM_EnableHwvad (PDM_Type * base, bool enable) [inline], [static]

Should be called when the PDM isn't running.

base	PDM base pointer.
enable	True means enable voice activity detector, false means disable.

16.3.5.32 static void PDM_EnableHwvadInterrupts (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined. • kPDM_HWVADErrorInterruptEnable • kPDM_HWVADInterruptEnable

16.3.5.33 static void PDM_DisableHwvadInterrupts (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined. • kPDM_HWVADErrorInterruptEnable • kPDM_HWVADInterruptEnable

16.3.5.34 static void PDM_ClearHwvadInterruptStatusFlags (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	State mask,reference _pdm_hwvad_int_status.

16.3.5.35 static uint32_t PDM_GetHwvadInterruptStatusFlags (PDM_Type * base) [inline], [static]

Parameters

base	PDM base pointer
------	------------------

Returns

status, reference _pdm_hwvad_int_status

16.3.5.36 static uint32_t PDM_GetHwvadInitialFlag (PDM_Type * base) [inline], [static]

Parameters

base	PDM base pointer
------	------------------

Returns

initial flag.

16.3.5.37 static uint32_t PDM_GetHwvadVoiceDetectedFlag (PDM_Type * base) [inline], [static]

NOte: this flag is auto cleared when voice gone.

Parameters

base	PDM base pointer
------	------------------

Returns

voice detected flag.

16.3.5.38 static void PDM_EnableHwvadSignalFilter (PDM_Type * base, bool enable) [inline], [static]

base	PDM base pointer
enable	True means enable signal filter, false means disable.

16.3.5.39 void PDM_SetHwvadSignalFilterConfig (PDM_Type * base, bool enableMaxBlock, uint32_t signalGain)

Parameters

base	PDM base pointer
enableMax- Block	If signal maximum block enabled.
signalGain	Gain value for the signal energy.

16.3.5.40 void PDM_SetHwvadNoiseFilterConfig (PDM_Type * base, const pdm_hwvad_noise_filter_t * config)

Parameters

base	PDM base pointer
config	Voice activity detector noise filter configure structure pointer.

16.3.5.41 static void PDM EnableHwvadZeroCrossDetector (PDM Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	True means enable zero cross detector, false means disable.

16.3.5.42 void PDM SetHwvadZeroCrossDetectorConfig (PDM_Type * base, const pdm_hwvad_zero_cross_detector_t * config)

base	PDM base pointer
config	Voice activity detector zero cross detector configure structure pointer.

16.3.5.43 static uint16_t PDM_GetNoiseData (PDM_Type * base) [inline], [static]

Parameters

base	PDM base pointer.
------	-------------------

Returns

Data in PDM noise data register.

static void PDM SetHwvadInternalFilterStatus (PDM Type * base, pdm_hwvad_filter_status_t status) [inline], [static]

Note: filter initial status should be asserted for two more cycles, then set it to normal operation.

Parameters

base	PDM base pointer.
status	internal filter status.

16.3.5.45 void PDM SetHwvadInEnvelopeBasedMode (PDM_Type * base, const pdm_hwvad_config_t * hwvadConfig, const pdm_hwvad_noise_filter_t * noiseConfig, const pdm_hwvad_zero_cross_detector_t * zcdConfig, uint32_t signalGain)

Recommand configurations,

```
* static const pdm_hwvad_config_t hwvadConfig = {
* .channel
   .cicOverSampleRate = 0U,
  .inputGain = OU,
  .frameTime
                 = 10U,
  .cutOffFreq = kPDM_HwvadHpfBypassed,
   .enableFrameEnergy = false,
   .enablePreFilter = true,
};
```

```
* static const pdm_hwvad_noise_filter_t noiseFilterConfig = {
  .enableAutoNoiseFilter = false,
   .enableNoiseMin = true,
  .enableNoiseDecimation = true,
  .noiseFilterAdjustment = 0U,
  .noiseGain
                        = 7U
   .enableNoiseDetectOR = true,
* };
```

base	PDM base pointer.
hwvadConfig	internal filter status.
noiseConfig	Voice activity detector noise filter configure structure pointer.
zcdConfig	Voice activity detector zero cross detector configure structure pointer.
signalGain	signal gain value.

void PDM SetHwvadInEnergyBasedMode (PDM Type * base, const 16.3.5.46 pdm_hwvad_config_t * hwvadConfig, const pdm_hwvad_noise_filter_t * noiseConfig, const pdm hwvad zero cross detector t * zcdConfig, uint32 t signalGain)

Recommand configurations, code static const pdm_hwvad_config_t hwvadConfig = { .channel = 0, .initializeTime = 10U, .cicOverSampleRate = 0U, .inputGain = 0U, .frameTime = 10U, .cutOffFreq = kPDM HwvadHpfBypassed, .enableFrameEnergy = true, .enablePreFilter = true, };

static const pdm_hwvad_noise_filter_t noiseFilterConfig = { .enableAutoNoiseFilter = true, .enableNoise-Min = false, .enableNoiseDecimation = false, .noiseFilterAdjustment = 0U, .noiseGain = 7U, .enable-NoiseDetectOR = false, }; code param base PDM base pointer, param hwvadConfig internal filter status. param noiseConfig Voice activity detector noise filter configure structure pointer. param zcdConfig Voice activity detector zero cross detector configure structure pointer, param signal Gain signal gain value, signal gain value should be properly according to application.

16.3.5.47 void PDM EnableHwvadInterruptCallback (PDM Type * base, pdm hwvad callback t vadCallback, void * userData, bool enable)

This function enable/disable the hwvad interrupt for the selected PDM peripheral.

base	Base address of the PDM peripheral.
vadCallback	callback Pointer to store callback function, should be NULL when disable.
userData	user data.
enable	true is enable, false is disable.

Return values

None	
Tione.	

16.3.5.48 void PDM_TransferCreateHandle (PDM_Type * base, pdm_handle_t * handle, pdm_transfer_callback_t callback, void * userData)

This function initializes the handle for the PDM transactional APIs. Call this function once to get the handle initialized.

Parameters

base	PDM base pointer.
handle	PDM handle pointer.
callback	Pointer to the user callback function.
userData	User parameter passed to the callback function.

status_t PDM_TransferSetChannelConfig (PDM_Type * base, pdm_handle_t * handle, uint32_t channel, const pdm_channel_config_t * config, uint32_t format)

Parameters

base	PDM base pointer.
handle	PDM handle pointer.
channel	PDM channel.
config	channel config.
format	data format, support data width configurations,_pdm_data_width.

Return values

kStatus_PDM_Channel-	or kStatus_Success.
Config_Failed	

16.3.5.50 status_t PDM_TransferReceiveNonBlocking (PDM_Type * base, pdm_handle_t * handle, pdm_transfer_t * xfer)

Note

This API returns immediately after the transfer initiates. Call the PDM_RxGetTransferStatusIR-Q to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus PDM Busy, the transfer is finished.

Parameters

base	PDM base pointer
handle	Pointer to the pdm_handle_t structure which stores the transfer state.
xfer	Pointer to the pdm_transfer_t structure.

Return values

kStatus_Success	Successfully started the data receive.
kStatus_PDM_Busy	Previous receive still not finished.

16.3.5.51 void PDM_TransferAbortReceive (PDM_Type * base, pdm_handle_t * handle)

Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

base	PDM base pointer
handle	Pointer to the pdm_handle_t structure which stores the transfer state.

16.3.5.52 void PDM_TransferHandleIRQ (PDM_Type * base, pdm_handle_t * handle)

base	PDM base pointer.
handle	Pointer to the pdm_handle_t structure.

16.4 PDM SDMA Driver

16.4.1 Typical use case

16.4.2 Overview

The SDMA multi fifo script support transfer data between multi peripheral fifos and memory, a typical user case is that receiving multi PDM channel data and put it into memory as

```
channel 0 | channel 1 | channel 2 | channel 3 | channel 4 | ........ |
```

Multi fifo script is target to implement above feature, it can supports 1.configurable fifo watermark range from $1\sim(2^{\wedge}12\text{-}1)$, it is a value of fifo_watermark * channel_numbers 2.configurable fifo numbers, support up to 15 continuous fifos 3.configurable fifo address offset, support address offset up to 64

```
/* load sdma script */
SDMA_LoadScript()
/* pdm multi channel configurations */
PDM_SetChannelConfigSDMA()
PDM_SetChannelConfigSDMA()
PDM_SetChannelConfigSDMA()
PDM_SetChannelConfigSDMA()
....
PDM_TransferReceiveSDMA
```

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm/pdm-sai_sdma

Data Structures

• struct _pdm_sdma_handle PDM DMA transfer handle, users should not touch the content of the handle. More...

Typedefs

typedef void(* pdm_sdma_callback_t)(PDM_Type *base, pdm_sdma_handle_t *handle, status_t status, void *userData)

PDM eDMA transfer callback function for finish and error.

Driver version

• #define FSL_PDM_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 7, 0)) *Version 2.7.0.*

eDMA Transactional

- void PDM_TransferCreateHandleSDMA (PDM_Type *base, pdm_sdma_handle_t *handle, pdm_sdma callback t callback, void *userData, sdma handle t *dmaHandle, uint32 t eventSource) Initializes the PDM eDMA handle.
- status_t_PDM_TransferReceiveSDMA (PDM_Type *base, pdm_sdma_handle_t *handle, pdm_transfer_t *xfer)

Performs a non-blocking PDM receive using eDMA.

- void PDM TransferAbortReceiveSDMA (PDM Type *base, pdm sdma handle t *handle) Aborts a PDM receive using eDMA.
- void PDM_SetChannelConfigSDMA (PDM_Type *base, pdm_sdma_handle_t *handle, uint32_t channel, const pdm_channel_config t *config)
- void PDM TransferTerminateReceiveSDMA (PDM Type *base, pdm sdma handle t *handle) Terminate all the PDM sdma receive transfer.

16.4.3 Data Structure Documentation

PDM channel configurations.

16.4.3.1 struct pdm_sdma_handle

Data Fields

• sdma handle t * dmaHandle

DMA handler for PDM send.

• uint8_t nbytes

eDMA minor byte transfer count initially configured.

• uint8 t fifoWidth

fifo width

• uint8 t endChannel

The last enabled channel.

• uint8 t channelNums

total channel numbers

• uint32_t count

The transfer data count in a DMA request.

• uint32 t state

Internal state for PDM eDMA transfer.

• uint32 t eventSource

PDM event source number.

• pdm sdma callback t callback

Callback for users while transfer finish or error occurs.

void * userData

User callback parameter.

sdma_buffer_descriptor_t bdPool [PDM_XFER_QUEUE_SIZE]

BD pool for SDMA transfer.

• pdm transfer t pdmQueue [PDM XFER QUEUE SIZE]

Transfer queue storing queued transfer.

size_t transferSize [PDM_XFER_QUEUE_SIZE]

Data bytes need to transfer.

• volatile uint8_t queueUser

Index for user to queue transfer.

• volatile uint8 t queueDriver

Index for driver to get the transfer data and size.

Field Documentation

- (1) uint8_t _pdm_sdma_handle::nbytes
- (2) sdma buffer descriptor t pdm sdma handle::bdPool[PDM XFER QUEUE SIZE]
- (3) pdm_transfer_t pdm sdma_handle::pdmQueue[PDM_XFER_QUEUE_SIZE]
- (4) volatile uint8 t pdm sdma handle::queueUser

16.4.4 Function Documentation

16.4.4.1 void PDM TransferCreateHandleSDMA (PDM Type * base, pdm sdma handle t * handle, pdm sdma callback t callback, void * userData, sdma handle t * dmaHandle, uint32 t eventSource)

This function initializes the PDM DMA handle, which can be used for other PDM master transactional APIs. Usually, for a specified PDM instance, call this API once to get the initialized handle.

Parameters

base	PDM base pointer.
handle	PDM eDMA handle pointer.
callback	Pointer to user callback function.
userData	User parameter passed to the callback function.
dmaHandle	eDMA handle pointer, this handle shall be static allocated by users.
eventSource	PDM event source number.

16.4.4.2 status_t PDM_TransferReceiveSDMA (PDM_Type * base, pdm_sdma_handle_t * handle, pdm_transfer_t * xfer)

Note

This interface returns immediately after the transfer initiates. Call the PDM GetReceiveRemaining-Bytes to poll the transfer status and check whether the PDM transfer is finished.

base	PDM base pointer
handle	PDM eDMA handle pointer.
xfer	Pointer to DMA transfer structure.

Return values

kStatus_Success Start a PDM eDMA receive successfully.	
kStatus_InvalidArgument	The input argument is invalid.
kStatus_RxBusy	PDM is busy receiving data.

16.4.4.3 void PDM_TransferAbortReceiveSDMA (PDM_Type * base, pdm_sdma_handle_t * handle)

Parameters

base	PDM base pointer
handle	PDM eDMA handle pointer.

16.4.4.4 void PDM_SetChannelConfigSDMA (PDM_Type * base, pdm_sdma_handle_t * handle, uint32_t channel, const pdm_channel_config_t * config_)

Parameters

base	PDM base pointer.
handle	PDM eDMA handle pointer.
channel	channel number.
config	channel configurations.

16.4.4.5 void PDM_TransferTerminateReceiveSDMA (PDM_Type * base, pdm_sdma_handle_t * handle)

base	PDM base pointer.
handle	PDM SDMA handle pointer.

Chapter 17

RDC: Resource Domain Controller

17.1 Overview

The MCUXpresso SDK provides a driver for the RDC module of MCUXpresso SDK devices.

The Resource Domain Controller (RDC) provides robust support for the isolation of destination memory mapped locations such as peripherals and memory to a single core, a bus master, or set of cores and bus masters.

The RDC driver should be used together with the RDC_SEMA42 driver.

Data Structures

- struct _rdc_hardware_config
 - RDC hardware configuration. More...
- struct _rdc_domain_assignment
 - Master domain assignment. More...
- struct _rdc_periph_access_config
 - Peripheral domain access permission configuration. More...
- struct _rdc_mem_access_config
 - Memory region domain access control configuration. More...
- struct rdc mem status

Memory region access violation status. More...

Typedefs

- typedef struct _rdc_hardware_config rdc_hardware_config_t RDC hardware configuration.
- typedef struct
 - _rdc_domain_assignment rdc_domain_assignment_t

Master domain assignment.

- typedef struct
 - _rdc_periph_access_config rdc_periph_access_config_t

Peripheral domain access permission configuration.

- typedef struct
 - _rdc_mem_access_config rdc_mem_access_config_t

Memory region domain access control configuration.

typedef struct _rdc_mem_status rdc_mem_status_t

Memory region access violation status.

Enumerations

- enum _rdc_interrupts { kRDC_RestoreCompleteInterrupt = RDC_INTCTRL_RCI_EN_MASK } RDC interrupts.
- enum _rdc_flags { kRDC_PowerDownDomainOn = RDC_STAT_PDS_MASK }

```
RDC status.
   • enum rdc access policy {
     kRDC_NoAccess = 0,
     kRDC_WriteOnly = 1,
     kRDC ReadOnly = 2,
     kRDC ReadWrite = 3 }
        Access permission policy.
Functions
    • void RDC Init (RDC Type *base)
        Initializes the RDC module.
   • void RDC_Deinit (RDC_Type *base)
        De-initializes the RDC module.
   • void RDC GetHardwareConfig (RDC Type *base, rdc hardware config t *config)
        Gets the RDC hardware configuration.
   • static void RDC_EnableInterrupts (RDC_Type *base, uint32_t mask)
        Enable interrupts.
   • static void RDC DisableInterrupts (RDC Type *base, uint32 t mask)
        Disable interrupts.
   • static uint32_t RDC_GetInterruptStatus (RDC_Type *base)
        Get the interrupt pending status.
   • static void RDC ClearInterruptStatus (RDC Type *base, uint32 t mask)
        Clear interrupt pending status.
   • static uint32_t RDC_GetStatus (RDC_Type *base)
        Get RDC status.
   • static void RDC_ClearStatus (RDC_Type *base, uint32_t mask)
        Clear RDC status.
   • void RDC SetMasterDomainAssignment (RDC Type *base, rdc master t master, const rdc -
     domain assignment_t *domainAssignment)
        Set master domain assignment.

    void RDC GetDefaultMasterDomainAssignment (rdc domain assignment t *domainAssignment)

        Get default master domain assignment.
   • static void RDC LockMasterDomainAssignment (RDC Type *base, rdc master t master)
        Lock master domain assignment.
   • void RDC SetPeriphAccessConfig (RDC Type *base, const rdc periph access config t *config)
        Set peripheral access policy.
   • void RDC_GetDefaultPeriphAccessConfig (rdc_periph_access_config_t *config)
        Get default peripheral access policy.
   • static void RDC_LockPeriphAccessConfig (RDC_Type *base, rdc_periph_t periph)
        Lock peripheral access policy configuration.
   • static uint8_t RDC_GetPeriphAccessPolicy (RDC_Type *base, rdc_periph_t periph, uint8_t
     domainId)
        Get the peripheral access policy for specific domain.
   • void RDC SetMemAccessConfig (RDC Type *base, const rdc mem access config t *config)
        Set memory region access policy.
```

void RDC GetDefaultMemAccessConfig (rdc_mem_access_config_t *config)

static void RDC_LockMemAccessConfig (RDC_Type *base, rdc_mem_t mem)

• static void RDC_SetMemAccessValid (RDC_Type *base, rdc_mem_t mem, bool valid)

Get default memory region access policy.

Lock memory access policy configuration.

Enable or disable memory access policy configuration.

void RDC_GetMemViolationStatus (RDC_Type *base, rdc_mem_t mem, rdc_mem_status_t *status)

Get the memory region violation status.

- static void RDC_ClearMemViolationFlag (RDC_Type *base, rdc_mem_t mem) Clear the memory region violation flag.
- static uint8_t RDC_GetMemAccessPolicy (RDC_Type *base, rdc_mem_t mem, uint8_t domainId)

 Get the memory region access policy for specific domain.
- static uint8_t RDC_GetCurrentMasterDomainId (RDC_Type *base)

Gets the domain ID of the current bus master.

17.2 Data Structure Documentation

17.2.1 struct _rdc_hardware_config

Data Fields

- uint32_t domainNumber: 4
 - Number of domains.
- uint32_t masterNumber: 8
 - Number of bus masters.
- uint32_t periphNumber: 8
 - *Number of peripherals.*
- uint32_t memNumber: 8

Number of memory regions.

Field Documentation

- (1) uint32 t rdc hardware config::domainNumber
- (2) uint32_t _rdc_hardware_config::masterNumber
- (3) uint32 t rdc hardware config::periphNumber
- (4) uint32 t rdc hardware config::memNumber

17.2.2 struct rdc domain assignment

Data Fields

- uint32_t domainId: 2U
 - Domain ID.
- uint32_t __pad0__: 29U

Reserved.

• uint32_t lock: 1U

Lock the domain assignment.

Field Documentation

- (1) uint32_t _rdc_domain_assignment::domainId
- (2) uint32_t _rdc_domain_assignment::__pad0__
- (3) uint32_t _rdc_domain_assignment::lock

17.2.3 struct rdc_periph_access_config

Data Fields

• rdc_periph_t periph

Peripheral name.

bool lock

Lock the permission until reset.

bool enableSema

Enable semaphore or not, when enabled, master should call RDC_SEMA42_Lock to lock the semaphore gate accordingly before access the peripheral.

• uint16_t policy *Access policy.*

Field Documentation

- (1) rdc_periph_t _rdc_periph_access_config::periph
- (2) bool _rdc_periph_access_config::lock
- (3) bool rdc periph access config::enableSema
- (4) uint16 t rdc periph access config::policy

17.2.4 struct _rdc_mem_access_config

Note that when setting the rdc_mem_access_config_t::baseAddress and rdc_mem_access_config_t::end-Address, should be aligned to the region resolution, see rdc_mem_t definitions.

Data Fields

• rdc_mem_t mem

Memory region descriptor name.

• bool lock

Lock the configuration.

uint64_t baseAddress

Start address of the memory region.

• uint64_t endAddress

End address of the memory region.

• uint16_t policy

Access policy.

Field Documentation

- (1) rdc_mem_t _rdc_mem_access_config::mem
- (2) bool _rdc_mem_access_config::lock
- (3) uint64 t rdc mem access config::baseAddress
- (4) uint64_t _rdc_mem_access_config::endAddress
- (5) uint16_t _rdc_mem_access_config::policy
- 17.2.5 struct rdc mem status

Data Fields

- bool has Violation
 - Violating happens or not.
- uint8_t domainID
 - Violating Domain ID.
- uint64_t address

Violating Address.

Field Documentation

- (1) bool rdc mem status::hasViolation
- (2) uint8_t _rdc_mem_status::domainID
- (3) uint64_t _rdc_mem_status::address

17.3 Typedef Documentation

17.3.1 typedef struct _rdc_mem_access_config rdc_mem_access_config_t

Note that when setting the rdc_mem_access_config_t::baseAddress and rdc_mem_access_config_t::end-Address, should be aligned to the region resolution, see rdc_mem_t definitions.

17.4 Enumeration Type Documentation

17.4.1 enum _rdc_interrupts

Enumerator

kRDC_RestoreCompleteInterrupt Interrupt generated when the RDC has completed restoring state to a recently re-powered memory regions.

17.4.2 enum rdc_flags

Enumerator

kRDC_PowerDownDomainOn Power down domain is ON.

17.4.3 enum _rdc_access_policy

Enumerator

kRDC_NoAccess Could not read or write.

kRDC_WriteOnly Write only.

kRDC_ReadOnly Read only.

kRDC_ReadWrite Read and write.

17.5 Function Documentation

17.5.1 void RDC_Init (RDC_Type * base)

This function enables the RDC clock.

Parameters

base RDC peripheral base address.

17.5.2 void RDC_Deinit (RDC_Type * base)

This function disables the RDC clock.

Parameters

base RDC peripheral base address.

17.5.3 void RDC_GetHardwareConfig (RDC_Type * base, rdc_hardware_config_t * config)

This function gets the RDC hardware configurations, including number of bus masters, number of domains, number of memory regions and number of peripherals.

base	RDC peripheral base address.
config	Pointer to the structure to get the configuration.

17.5.4 static void RDC_EnableInterrupts (RDC_Type * base, uint32_t mask) [inline], [static]

Parameters

base	RDC peripheral base address.
mask	Interrupts to enable, it is OR'ed value of enum _rdc_interrupts.

17.5.5 static void RDC_DisableInterrupts (RDC_Type * base, uint32_t mask) [inline], [static]

Parameters

base	RDC peripheral base address.
mask	Interrupts to disable, it is OR'ed value of enum _rdc_interrupts.

17.5.6 static uint32 t RDC GetInterruptStatus (RDC Type * base) [inline], [static]

Parameters

base	RDC peripheral base address.
------	------------------------------

Returns

Interrupts pending status, it is OR'ed value of enum <u>rdc_interrupts</u>.

17.5.7 static void RDC ClearInterruptStatus (RDC Type * base, uint32 t mask) [inline], [static]

base	RDC peripheral base address.
mask	Status to clear, it is OR'ed value of enum _rdc_interrupts.

17.5.8 static uint32_t RDC_GetStatus (RDC_Type * base) [inline], [static]

Parameters

base	RDC peripheral base address.
------	------------------------------

Returns

mask RDC status, it is OR'ed value of enum _rdc_flags.

17.5.9 static void RDC_ClearStatus (RDC_Type * base, uint32_t mask) [inline], [static]

Parameters

base	RDC peripheral base address.
mask	RDC status to clear, it is OR'ed value of enum _rdc_flags.

17.5.10 void RDC SetMasterDomainAssignment (RDC Type * base, rdc master t master, const rdc_domain_assignment_t * domainAssignment)

Parameters

base	RDC peripheral base address.
master	Which master to set.
domain-	Pointer to the assignment.
Assignment	

void RDC GetDefaultMasterDomainAssignment (rdc domain assignment-17.5.11 t * domainAssignment)

The default configuration is:

```
assignment->domainId = 0U;
assignment->lock = 0U;
```

Parameters

domain-	Pointer to the assignment.
Assignment	

17.5.12 static void RDC LockMasterDomainAssignment (RDC Type * base, rdc master t master) [inline], [static]

Once locked, it could not be unlocked until next reset.

Parameters

base	RDC peripheral base address.
master	Which master to lock.

17.5.13 void RDC_SetPeriphAccessConfig (RDC_Type * base, const rdc_periph_access_config_t * config)

Parameters

base	RDC peripheral base address.
config	Pointer to the policy configuration.

17.5.14 void RDC GetDefaultPeriphAccessConfig (rdc_periph_access_config_t * config)

The default configuration is:

```
config->lock = false;
config->enableSema = false;
config->policy = RDC_ACCESS_POLICY(0, kRDC_ReadWrite) |
                 RDC_ACCESS_POLICY(1, kRDC_ReadWrite) |
                 RDC_ACCESS_POLICY(2, kRDC_ReadWrite) |
                 RDC_ACCESS_POLICY(3, kRDC_ReadWrite);
```

config	Pointer to the policy configuration.
--------	--------------------------------------

17.5.15 static void RDC LockPeriphAccessConfig (RDC Type * base, rdc_periph_t periph) [inline], [static]

Once locked, it could not be unlocked until reset.

Parameters

base	RDC peripheral base address.
periph	Which peripheral to lock.

17.5.16 static uint8 t RDC GetPeriphAccessPolicy (RDC Type * base, rdc periph t periph, uint8 t domainId) [inline], [static]

Parameters

base	RDC peripheral base address.
periph	Which peripheral to get.
domainId	Get policy for which domain.

Returns

Access policy, see _rdc_access_policy.

17.5.17 void RDC_SetMemAccessConfig (RDC_Type * base, const rdc_mem_access_config_t * config)

Note that when setting the baseAddress and endAddress in config, should be aligned to the region resolution, see rdc mem t definitions.

base	RDC peripheral base address.
config	Pointer to the policy configuration.

17.5.18 void RDC_GetDefaultMemAccessConfig (rdc_mem_access_config_t * config)

The default configuration is:

```
config->lock = false;
config->baseAddress = 0;
config->endAddress = 0;
config->policy = RDC_ACCESS_POLICY(0, kRDC_ReadWrite) |
                    RDC_ACCESS_POLICY(1, kRDC_ReadWrite) |
RDC_ACCESS_POLICY(2, kRDC_ReadWrite) |
                    RDC_ACCESS_POLICY(3, kRDC_ReadWrite);
```

Parameters

config	Pointer to the policy configuration.
--------	--------------------------------------

17.5.19 static void RDC_LockMemAccessConfig (RDC_Type * base, rdc_mem_t mem) [inline], [static]

Once locked, it could not be unlocked until reset. After locked, you can only call RDC_SetMemAccess-Valid to enable the configuration, but can not disable it or change other settings.

Parameters

base	RDC peripheral base address.
mem	Which memory region to lock.

17.5.20 static void RDC_SetMemAccessValid (RDC_Type * base, rdc_mem_t mem, bool valid) [inline], [static]

Parameters

base	RDC peripheral base address.
mem	Which memory region to operate.
valid	Pass in true to valid, false to invalid.

17.5.21 void RDC_GetMemViolationStatus (RDC_Type * base, rdc_mem_t mem, rdc_mem_status_t * status)

The first access violation is captured. Subsequent violations are ignored until the status register is cleared. Contents are cleared upon reading the register. Clearing of contents occurs only when the status is read by the memory region's associated domain ID(s).

Parameters

base	RDC peripheral base address.
mem	Which memory region to get.
status	The returned status.

17.5.22 static void RDC_ClearMemViolationFlag (RDC_Type * base, rdc_mem_t mem) [inline], [static]

Parameters

base	RDC peripheral base address.
mem	Which memory region to clear.

17.5.23 static uint8_t RDC_GetMemAccessPolicy (RDC_Type * base, rdc_mem_t mem, uint8_t domainId) [inline], [static]

Parameters

base	RDC peripheral base address.
mem	Which memory region to get.
domainId	Get policy for which domain.

Returns

Access policy, see <u>_rdc_access_policy</u>.

17.5.24 static uint8_t RDC_GetCurrentMasterDomainId (RDC_Type * base) [inline], [static]

This function returns the domain ID of the current bus master.

Function Documentation

Parameters

base	RDC peripheral base address.
------	------------------------------

Returns

Domain ID of current bus master.

Chapter 18

RDC_SEMA42: Hardware Semaphores Driver

18.1 **Overview**

The MCUXpresso SDK provides a driver for the RDC_SEMA42 module of MCUXpresso SDK devices.

The RDC_SEMA42 driver should be used together with RDC driver.

Before using the RDC_SEMA42, call the RDC_SEMA42_Init() function to initialize the module. Note that this function only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either the RDC_SEMA42_ResetGate() or RDC SEMA42 ResetAllGates() functions. The function RDC SEMA42 Deinit() deinitializes the RD-C_SEMA42.

The RDC_SEMA42 provides two functions to lock the RDC_SEMA42 gate. The function RDC_SEM-A42_TryLock() tries to lock the gate. If the gate has been locked by another processor, this function returns an error immediately. The function RDC SEMA42 Lock() is a blocking method, which waits until the gate is free and locks it.

The RDC_SEMA42_Unlock() unlocks the RDC_SEMA42 gate. The gate can only be unlocked by the processor which locked it. If the gate is not locked by the current processor, this function takes no effect. The function RDC_SEMA42_GetGateStatus() returns a status whether the gate is unlocked and which processor locks the gate. The function RDC_SEMA42_GetLockDomainID() returns the ID of the domain which has locked the gate.

The RDC_SEMA42 gate can be reset to unlock forcefully. The function RDC_SEMA42_ResetGate() resets a specific gate. The function RDC SEMA42 ResetAllGates() resets all gates.

Macros

- #define RDC_SEMA42_GATE_NUM_RESET_ALL (64U)
 - The number to reset all RDC_SEMA42 gates.
- #define RDC_SEMA42_GATEn(base, n) (((volatile uint8_t *)(&((base)->GATE0)))[(n)]) RDC SEMA42 gate n register address.
- #define RDC_SEMA42_GATE_COUNT (64U)
 - RDC_SEMA42 gate count.

Functions

- void RDC SEMA42 Init (RDC SEMAPHORE Type *base)
 - Initializes the RDC_SEMA42 module.
- void RDC_SEMA42_Deinit (RDC_SEMAPHORE_Type *base)
 - *De-initializes the RDC_SEMA42 module.*
- status_t RDC_SEMA42_TryLock (RDC_SEMAPHORE_Type *base, uint8_t gateNum, uint8_t masterIndex, uint8 t domainId)

Tries to lock the RDC SEMA42 gate.

- void RDC SEMA42 Lock (RDC SEMAPHORE Type *base, uint8 t gateNum, uint8 t master-Index, uint8_t domainId)
 - Locks the RDC_SEMA42 gate.
- static void RDC_SEMA42_Unlock (RDC_SEMAPHORE_Type *base, uint8_t gateNum) *Unlocks the RDC_SEMA42 gate.*
- static int32_t RDC_SEMA42_GetLockMasterIndex (RDC_SEMAPHORE_Type *base, uint8_t gateNum)
 - Gets which master has currently locked the gate.
- int32_t RDC_SEMA42_GetLockDomainID (RDC_SEMAPHORE_Type *base, uint8_t gateNum) Gets which domain has currently locked the gate.
- status t RDC SEMA42 ResetGate (RDC SEMAPHORE Type *base, uint8 t gateNum) Resets the RDC SEMA42 gate to an unlocked status.
- static status t RDC SEMA42 ResetAllGates (RDC SEMAPHORE Type *base) Resets all RDC SEMA42 gates to an unlocked status.

Driver version

- #define FSL_RDC_SEMA42_DRIVER_VERSION (MAKE_VERSION(2, 0, 4)) RDC_SEMA42 driver version.
- 18.2 Macro Definition Documentation
- 18.2.1 #define RDC SEMA42 GATE NUM RESET ALL (64U)
- 18.2.2 #define RDC SEMA42 GATEn(base, n) (((volatile uint8 t *)(&((base)->GATE0)))[(n)])
- 18.2.3 #define RDC SEMA42 GATE COUNT (64U)
- 18.3 **Function Documentation**
- void RDC SEMA42 Init (RDC SEMAPHORE Type * base) 18.3.1

This function initializes the RDC_SEMA42 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either RDC_SEMA42_ResetGate or RDC_SEMA42_ResetAllGates function.

Parameters

base RDC_SEMA42 peripheral base address.

18.3.2 void RDC SEMA42 Deinit (RDC SEMAPHORE Type * base)

This function de-initializes the RDC_SEMA42 module. It only disables the clock.

base	RDC_SEMA42 peripheral base address.
------	-------------------------------------

18.3.3 status_t RDC_SEMA42_TryLock (RDC_SEMAPHORE_Type * base, uint8_t gateNum, uint8 t masterIndex, uint8 t domainId)

This function tries to lock the specific RDC_SEMA42 gate. If the gate has been locked by another processor, this function returns an error code.

Parameters

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to lock.
masterIndex	Current processor master index.
domainId	Current processor domain ID.

Return values

kStatus_Success	Lock the sema42 gate successfully.
kStatus_Failed	Sema42 gate has been locked by another processor.

18.3.4 void RDC SEMA42 Lock (RDC SEMAPHORE Type * base, uint8 t gateNum, uint8_t masterIndex, uint8_t domainId)

This function locks the specific RDC_SEMA42 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

Parameters

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to lock.
masterIndex	Current processor master index.
domainId	Current processor domain ID.

static void RDC SEMA42 Unlock (RDC_SEMAPHORE_Type * base, uint8_t 18.3.5 gateNum) [inline],[static]

This function unlocks the specific RDC_SEMA42 gate. It only writes unlock value to the RDC_SEM-A42 gate register. However, it does not check whether the RDC_SEMA42 gate is locked by the current processor or not. As a result, if the RDC SEMA42 gate is not locked by the current processor, this function has no effect.

Parameters

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to unlock.

18.3.6 static int32 t RDC SEMA42_GetLockMasterIndex (RDC_SEMAPHORE_Type * base, uint8 t gateNum) [inline], [static]

Parameters

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

Returns

Return -1 if the gate is not locked by any master, otherwise return the master index.

18.3.7 int32 t RDC SEMA42 GetLockDomainID (RDC SEMAPHORE Type * base, uint8 t gateNum)

Parameters

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

Returns

Return -1 if the gate is not locked by any domain, otherwise return the domain ID.

18.3.8 status_t RDC_SEMA42_ResetGate (RDC_SEMAPHORE_Type * base, uint8 t gateNum)

This function resets a RDC_SEMA42 gate to an unlocked status.

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

Return values

kStatus_Success	RDC_SEMA42 gate is reset successfully.
kStatus_Failed	Some other reset process is ongoing.

18.3.9 static status_t RDC_SEMA42_ResetAllGates (RDC_SEMAPHORE_Type * base) [inline], [static]

This function resets all RDC_SEMA42 gate to an unlocked status.

Parameters

the _serim 112 peripheral base address.		base	RDC_SEMA42 peripheral base address.
---	--	------	-------------------------------------

Return values

kStatus_Success	RDC_SEMA42 is reset successfully.
kStatus_RDC_SEMA42 Reseting	Some other reset process is ongoing.

Chapter 19

SAI: Serial Audio Interface

19.1 **Overview**

The MCUXpresso SDK provides a peripheral driver for the Serial Audio Interface (SAI) module of MC-UXpresso SDK devices.

SAI driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for SAI initialization, configuration and operation, and for optimization and customization purposes. Using the functional API requires the knowledge of the SAI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SAI functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the sai_handle_t as the first parameter. Initialize the handle by calling the SAI_TransferTxCreateHandle() or SAI_TransferRxCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions SAI_TransferSend-NonBlocking() and SAI_TransferReceiveNonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus SAI TxIdle and kStatus_SAI_RxIdle status.

19.2 Typical configurations

Bit width configuration

SAI driver support 8/16/24/32bits stereo/mono raw audio data transfer. SAI EDMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should pre-convert the 24bit data to 32bit. SAI DMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should preconvert the 24bit data to 32bit. SAI SDMA driver support 8/16/24/32bits stereo/mono raw audio data transfer.

Frame configuration

SAI driver support I2S, DSP, Left justified, Right justified, TDM mode. Application can call the api directly: SAI_GetClassicI2SConfig SAI_GetLeftJustifiedConfig SAI_GetRightJustifiedConfig SAI_Get-TDMConfig SAI_GetDSPConfig

Typical use case 19.3

19.3.1 SAI Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/sai

19.3.2 SAI Send/receive using a DMA method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/sai

Modules

- SAI Driver
- SAI SDMA Driver

Typical use case 19.4

19.5 SAI Driver

19.5.1 Overview

Data Structures

- struct _sai_config
 - SAI user configuration structure. More...
- struct _sai_transfer_format
 - sai transfer format More...
- struct _sai_master_clock
 - master clock configurations More...
- struct _sai_fifo
 - sai fifo configurations More...
- struct _sai_bit_clock
 - sai bit clock configurations More...
- struct _sai_frame_sync
 - sai frame sync configurations More...
- struct _sai_serial_data
 - sai serial data configurations More...
- struct _sai_transceiver
 - sai transceiver configurations More...
- struct _sai_transfer
 - SAI transfer structure. More...
- struct sai handle
 - SAI handle structure. More...

Macros

- #define SAI_XFER_QUEUE_SIZE (4U)
 - SAI transfer queue size, user can refine it according to use case.
- #define FSL_SAI_HAS_FIFO_EXTEND_FEATURE 1 sai fifo feature

Typedefs

- typedef enum _sai_protocol_t
 - Define the SAI bus type.
- typedef enum _sai_master_slave sai_master_slave_t
 - Master or slave mode.
- typedef enum _sai_mono_stereo_t
 - Mono or stereo audio format.
- typedef enum _sai_data_order sai_data_order_t
 - SAI data order, MSB or LSB.
- typedef enum _sai_clock_polarity_t
 - SAI clock polarity, active high or low.
- typedef enum _sai_sync_mode sai_sync_mode_t
 - Synchronous or asynchronous mode.

```
• typedef enum sai bclk source sai bclk source t
     Bit clock source.
• typedef enum _sai_reset_type sai_reset_type_t
     The reset type.

    typedef enum _sai_fifo_packing sai_fifo_packing_t

     The SAI packing mode The mode includes 8 bit and 16 bit packing.
• typedef struct _sai_config_sai_config_t
     SAI user configuration structure.

    typedef enum _sai_sample_rate sai_sample_rate_t

     Audio sample rate.

    typedef enum _sai_word_width sai_word_width_t

     Audio word width.

    typedef enum _sai_data_pin_state sai_data_pin_state_t

     sai data pin state definition
• typedef enum _sai_fifo_combine sai_fifo_combine_t
     sai fifo combine mode definition
• typedef enum _sai_transceiver_type sai_transceiver_type_t
     sai transceiver type
• typedef enum sai frame sync len sai frame sync len t
     sai frame sync len

    typedef struct _sai_transfer_format sai_transfer_format_t

     sai transfer format

    typedef struct _sai_master_clock sai_master_clock_t

     master clock configurations

    typedef struct _sai_fifo sai_fifo_t

     sai fifo configurations

    typedef struct _sai_bit_clock sai_bit_clock_t

     sai bit clock configurations

    typedef struct _sai_frame_sync sai_frame_sync_t

     sai frame sync configurations
• typedef struct sai serial data sai serial data t
     sai serial data configurations
• typedef struct _sai_transceiver sai_transceiver_t
     sai transceiver configurations
• typedef struct <u>sai_transfer_sai_transfer_t</u>
     SAI transfer structure.
• typedef void(* sai_transfer_callback_t)(I2S_Type *base, sai_handle_t *handle, status_t status, void
  *userData)
     SAI transfer callback prototype.
```

Enumerations

```
    enum {
        kStatus_SAI_TxBusy = MAKE_STATUS(kStatusGroup_SAI, 0),
        kStatus_SAI_RxBusy = MAKE_STATUS(kStatusGroup_SAI, 1),
        kStatus_SAI_TxError = MAKE_STATUS(kStatusGroup_SAI, 2),
        kStatus_SAI_RxError = MAKE_STATUS(kStatusGroup_SAI, 3),
        kStatus_SAI_QueueFull = MAKE_STATUS(kStatusGroup_SAI, 4),
        kStatus_SAI_TxIdle = MAKE_STATUS(kStatusGroup_SAI, 5),
```

```
kStatus_SAI_RxIdle = MAKE_STATUS(kStatusGroup_SAI, 6) }
    _sai_status_t, SAI return status.
• enum {
  kSAI Channel0Mask = 1 << 0U,
 kSAI_Channel1Mask = 1 << 1U,
 kSAI Channel2Mask = 1 << 2U,
 kSAI_Channel3Mask = 1 << 3U,
 kSAI_Channel4Mask = 1 << 4U,
 kSAI Channel5Mask = 1 << 5U,
 kSAI Channel6Mask = 1 << 6U,
 kSAI_Channel7Mask = 1 << 7U
    _sai_channel_mask,.sai channel mask value, actual channel numbers is depend soc specific
enum _sai_protocol {
  kSAI BusLeftJustified = 0x0U,
 kSAI_BusRightJustified,
 kSAI BusI2S.
 kSAI_BusPCMA,
 kSAI BusPCMB }
    Define the SAI bus type.
enum _sai_master_slave {
  kSAI_Master = 0x0U,
 kSAI Slave = 0x1U,
 kSAI_Bclk_Master_FrameSync_Slave = 0x2U,
 kSAI_Bclk_Slave_FrameSync_Master = 0x3U }
    Master or slave mode.
enum _sai_mono_stereo {
  kSAI Stereo = 0x0U,
 kSAI MonoRight,
 kSAI_MonoLeft }
    Mono or stereo audio format.
• enum sai data order {
 kSAI DataLSB = 0x0U,
 kSAI_DataMSB }
    SAI data order, MSB or LSB.
enum _sai_clock_polarity {
  kSAI_PolarityActiveHigh = 0x0U,
 kSAI PolarityActiveLow = 0x1U,
 kSAI_SampleOnFallingEdge = 0x0U,
 kSAI_SampleOnRisingEdge = 0x1U }
    SAI clock polarity, active high or low.
enum _sai_sync_mode {
 kSAI\_ModeAsync = 0x0U,
 kSAI_ModeSync }
    Synchronous or asynchronous mode.
• enum sai bclk source {
```

```
kSAI BclkSourceBusclk = 0x0U,
 kSAI_BclkSourceMclkOption1 = 0x1U,
 kSAI_BclkSourceMclkOption2 = 0x2U,
 kSAI_BclkSourceMclkOption3 = 0x3U,
 kSAI BclkSourceMclkDiv = 0x1U,
 kSAI BclkSourceOtherSai0 = 0x2U,
 kSAI_BclkSourceOtherSai1 = 0x3U }
    Bit clock source.

    enum {

 kSAI_WordStartInterruptEnable,
 kSAI_SyncErrorInterruptEnable = I2S_TCSR_SEIE_MASK,
 kSAI_FIFOWarningInterruptEnable = I2S_TCSR_FWIE_MASK,
 kSAI FIFOErrorInterruptEnable = I2S TCSR FEIE MASK,
 kSAI FIFORequestInterruptEnable = I2S TCSR FRIE MASK }
    sai interrupt enable t, The SAI interrupt enable flag
• enum {
 kSAI_FIFOWarningDMAEnable = I2S_TCSR_FWDE_MASK,
 kSAI FIFORequestDMAEnable = I2S TCSR FRDE MASK }
    _sai_dma_enable_t, The DMA request sources

    enum {

 kSAI_WordStartFlag = I2S_TCSR_WSF_MASK,
 kSAI SyncErrorFlag = I2S TCSR SEF MASK,
 kSAI_FIFOErrorFlag = I2S_TCSR_FEF_MASK,
 kSAI_FIFORequestFlag = I2S_TCSR_FRF_MASK,
 kSAI_FIFOWarningFlag = I2S_TCSR_FWF_MASK }
    _sai_flags, The SAI status flag
enum _sai_reset_type {
 kSAI_ResetTypeSoftware = I2S_TCSR_SR_MASK,
 kSAI_ResetTypeFIFO = I2S_TCSR_FR_MASK,
 kSAI_ResetAll = I2S_TCSR_SR_MASK | I2S_TCSR_FR_MASK }
    The reset type.
enum _sai_fifo_packing {
 kSAI_FifoPackingDisabled = 0x0U,
 kSAI_FifoPacking8bit = 0x2U,
 kSAI_FifoPacking16bit = 0x3U }
    The SAI packing mode The mode includes 8 bit and 16 bit packing.
enum _sai_sample_rate {
```

```
kSAI SampleRate8KHz = 8000U,
 kSAI_SampleRate11025Hz = 11025U,
 kSAI SampleRate12KHz = 12000U,
 kSAI_SampleRate16KHz = 16000U,
 kSAI_SampleRate22050Hz = 22050U,
 kSAI SampleRate24KHz = 24000U,
 kSAI_SampleRate32KHz = 32000U,
 kSAI_SampleRate44100Hz = 44100U,
 kSAI SampleRate48KHz = 48000U,
 kSAI_SampleRate96KHz = 96000U,
 kSAI_SampleRate192KHz = 192000U,
 kSAI SampleRate384KHz = 384000U }
    Audio sample rate.
enum _sai_word_width {
 kSAI WordWidth8bits = 8U,
 kSAI_WordWidth16bits = 16U,
 kSAI WordWidth24bits = 24U,
 kSAI WordWidth32bits = 32U }
    Audio word width.
enum _sai_data_pin_state {
 kSAI DataPinStateTriState,
 kSAI_DataPinStateOutputZero = 1U }
    sai data pin state definition
enum _sai_fifo_combine {
 kSAI FifoCombineDisabled = 0U,
 kSAI FifoCombineModeEnabledOnRead,
 kSAI FifoCombineModeEnabledOnWrite,
 kSAI_FifoCombineModeEnabledOnReadWrite }
    sai fifo combine mode definition
• enum _sai_transceiver_type {
 kSAI_Transmitter = 0U,
 kSAI_Receiver = 1U }
    sai transceiver type
enum _sai_frame_sync_len {
 kSAI_FrameSyncLenOneBitClk = 0U,
 kSAI FrameSyncLenPerWordWidth = 1U }
    sai frame sync len
```

Driver version

• #define FSL_SAI_DRIVER_VERSION (MAKE_VERSION(2, 4, 2)) *Version 2.4.2.*

Initialization and deinitialization

• void SAI_Init (I2S_Type *base)

Initializes the SAI peripheral.

• void SAI_Deinit (I2S_Type *base)

De-initializes the SAI peripheral.

• void SAI_TxReset (I2S_Type *base)

Resets the SAI Tx.

• void SAI_RxReset (I2S_Type *base)

Resets the SAI Rx.

• void SAI_TxEnable (I2S_Type *base, bool enable)

Enables/disables the SAI Tx.

• void SAI_RxEnable (I2S_Type *base, bool enable)

Enables/disables the SAI Rx.

- static void SAI TxSetBitClockDirection (I2S Type *base, sai master slave t masterSlave) Set Rx bit clock direction.
- static void SAI_RxSetBitClockDirection (I2S_Type *base, sai_master_slave_t masterSlave) Set Rx bit clock direction.
- static void SAI_RxSetFrameSyncDirection (I2S_Type *base, sai_master_slave_t masterSlave) Set Rx frame sync direction.
- static void SAI_TxSetFrameSyncDirection (I2S_Type *base, sai_master_slave_t masterSlave) Set Tx frame sync direction.
- void SAI TxSetBitClockRate (I2S Type *base, uint32 t sourceClockHz, uint32 t sampleRate, uint32 t bitWidth, uint32 t channelNumbers)

Transmitter bit clock rate configurations.

• void SAI_RxSetBitClockRate (I2S_Type *base, uint32_t sourceClockHz, uint32_t sampleRate, uint32 t bitWidth, uint32 t channelNumbers)

Receiver bit clock rate configurations.

• void SAI_TxSetBitclockConfig (I2S_Type *base, sai_master_slave_t masterSlave, sai_bit_clock_t *config)

Transmitter Bit clock configurations.

• void SAI RxSetBitclockConfig (I2S Type *base, sai master slave t masterSlave, sai bit clock t

Receiver Bit clock configurations.

• void SAI_SetMasterClockConfig (I2S_Type *base, sai_master_clock_t *config)

Master clock configurations.

• void SAI_TxSetFifoConfig (I2S_Type *base, sai_fifo_t *config)

SAI transmitter fifo configurations.

void SAI_RxSetFifoConfig (I2S_Type *base, sai_fifo_t *config)

SAI receiver fifo configurations.

• void SAI_TxSetFrameSyncConfig (I2S_Type *base, sai_master_slave_t masterSlave, sai_frame_sync t *config)

SAI transmitter Frame sync configurations.

• void SAI_RxSetFrameSyncConfig (I2S_Type *base, sai_master_slave_t masterSlave, sai_frame_sync_t *config)

SAI receiver Frame sync configurations.

• void SAI TxSetSerialDataConfig (I2S Type *base, sai serial data t *config)

SAI transmitter Serial data configurations.

void SAI_RxSetSerialDataConfig (I2S_Type *base, sai_serial_data_t *config)

SAI receiver Serial data configurations.

- void SAI TxSetConfig (I2S Type *base, sai transceiver t *config) SAI transmitter configurations.
- void SAI_RxSetConfig (I2S_Type *base, sai_transceiver_t *config) SAI receiver configurations.
- void SAI GetClassicI2SConfig (sai transceiver t*config, sai word width t bitWidth, sai mono stereo t mode, uint32 t saiChannelMask)

Get classic I2S mode configurations.

• void SAI GetLeftJustifiedConfig (sai transceiver t *config, sai word width t bitWidth, sai mono_stereo_t mode, uint32_t saiChannelMask)

Get left justified mode configurations.

 void SAI_GetRightJustifiedConfig (sai_transceiver_t *config, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32_t saiChannelMask)

Get right justified mode configurations.

- void SAI_GetTDMConfig (sai_transceiver_t *config, sai_frame_sync_len_t frameSyncWidth, sai_word width t bitWidth, uint32 t dataWordNum, uint32 t saiChannelMask) Get TDM mode configurations.
- void SAI_GetDSPConfig (sai_transceiver_t *config, sai_frame_sync_len_t frameSyncWidth, sai_word width t bitWidth, sai mono stereo t mode, uint32 t saiChannelMask) Get DSP mode configurations.

Status

• static uint32 t SAI TxGetStatusFlag (I2S Type *base)

Gets the SAI Tx status flag state.

• static void SAI_TxClearStatusFlags (I2S_Type *base, uint32_t mask)

Clears the SAI Tx status flag state.

• static uint32_t SAI_RxGetStatusFlag (I2S_Type *base)

Gets the SAI Tx status flag state.

- static void SAI_RxClearStatusFlags (I2S_Type *base, uint32_t mask)
- Clears the SAI Rx status flag state. • void SAI_TxSoftwareReset (I2S_Type *base, sai_reset_type_t resetType)
 - Do software reset or FIFO reset .

• void SAI_RxSoftwareReset (I2S_Type *base, sai_reset_type_t resetType)

Do software reset or FIFO reset.

• void SAI TxSetChannelFIFOMask (I2S Type *base, uint8 t mask)

Set the Tx channel FIFO enable mask.

• void SAI_RxSetChannelFIFOMask (I2S_Type *base, uint8_t mask)

Set the Rx channel FIFO enable mask.

• void SAI_TxSetDataOrder (I2S_Type *base, sai_data_order_t order)

Set the Tx data order.

- void SAI RxSetDataOrder (I2S Type *base, sai data order t order) Set the Rx data order.
- void SAI_TxSetBitClockPolarity (I2S_Type *base, sai_clock_polarity_t polarity) Set the Tx data order.
- void SAI RxSetBitClockPolarity (I2S Type *base, sai clock polarity t polarity) Set the Rx data order.
- void SAI_TxSetFrameSyncPolarity (I2S_Type *base, sai_clock_polarity_t polarity) *Set the Tx data order.*
- void SAI_RxSetFrameSyncPolarity (I2S_Type *base, sai_clock_polarity_t polarity)

Set the Rx data order.

- void SAI_TxSetFIFOPacking (I2S_Type *base, sai_fifo_packing_t pack) Set Tx FIFO packing feature.
- void SAI_RxSetFIFOPacking (I2S_Type *base, sai_fifo_packing_t pack) Set Rx FIFO packing feature.
- static void SAI_TxSetFIFOErrorContinue (I2S_Type *base, bool isEnabled) Set Tx FIFO error continue.
- static void SAI_RxSetFIFOErrorContinue (I2S_Type *base, bool isEnabled) Set Rx FIFO error continue.

Interrupts

- static void SAI_TxEnableInterrupts (I2S_Type *base, uint32_t mask) Enables the SAI Tx interrupt requests.
- static void SAI_RxEnableInterrupts (I2S_Type *base, uint32_t mask) Enables the SAI Rx interrupt requests.
- static void SAI_TxDisableInterrupts (I2S_Type *base, uint32_t mask)

 Disables the SAI Tx interrupt requests.
- static void SAI_RxDisableInterrupts (I2S_Type *base, uint32_t mask)

 Disables the SAI Rx interrupt requests.

DMA Control

- static void SAI_TxEnableDMA (I2S_Type *base, uint32_t mask, bool enable) Enables/disables the SAI Tx DMA requests.
- static void SAI_RxEnableDMA (I2S_Type *base, uint32_t mask, bool enable) Enables/disables the SAI Rx DMA requests.
- static uintptr_t SAI_TxGetDataRegisterAddress (I2S_Type *base, uint32_t channel) Gets the SAI Tx data register address.
- static uintptr_t SAI_RxGetDataRegisterAddress (I2S_Type *base, uint32_t channel) Gets the SAI Rx data register address.

Bus Operations

- void SAI_WriteBlocking (I2S_Type *base, uint32_t channel, uint32_t bitWidth, uint8_t *buffer, uint32_t size)
 - Sends data using a blocking method.
- void SAI_WriteMultiChannelBlocking (I2S_Type *base, uint32_t channel, uint32_t channelMask, uint32_t bitWidth, uint8_t *buffer, uint32_t size)
 - Sends data to multi channel using a blocking method.
- static void SAI_WriteData (I2S_Type *base, uint32_t channel, uint32_t data)

 Writes data into SAI FIFO.
- void SAI_ReadBlocking (I2S_Type *base, uint32_t channel, uint32_t bitWidth, uint8_t *buffer, uint32_t size)
 - Receives data using a blocking method.
- void SAI_ReadMultiChannelBlocking (I2S_Type *base, uint32_t channel, uint32_t channelMask, uint32_t bitWidth, uint8_t *buffer, uint32_t size)

Receives multi channel data using a blocking method.

• static uint32_t SAI_ReadData (I2S_Type *base, uint32_t channel) Reads data from the SAI FIFO.

Transactional

void SAI_TransferTxCreateHandle (I2S_Type *base, sai_handle_t *handle, sai_transfer_callback_t callback, void *userData)

Initializes the SAI Tx handle.

void SAI_TransferRxCreateHandle (I2S_Type *base, sai_handle_t *handle, sai_transfer_callback_t callback, void *userData)

Initializes the SAI Rx handle.

- void SAI_TransferTxSetConfig (I2S_Type *base, sai_handle_t *handle, sai_transceiver_t *config) SAI transmitter transfer configurations.
- void SAI_TransferRxSetConfig (I2S_Type *base, sai_handle_t *handle, sai_transceiver_t *config) SAI receiver transfer configurations.
- status_t SAI_TransferSendNonBlocking (I2S_Type *base, sai_handle_t *handle, sai_transfer_t *xfer)

Performs an interrupt non-blocking send transfer on SAI.

status_t SAI_TransferReceiveNonBlocking (I2S_Type *base, sai_handle_t *handle, sai_transfer_t *xfer)

Performs an interrupt non-blocking receive transfer on SAI.

- status_t SAI_TransferGetSendCount (I2S_Type *base, sai_handle_t *handle, size_t *count)

 Gets a set byte count.
- status_t SAI_TransferGetReceiveCount (I2S_Type *base, sai_handle_t *handle, size_t *count)

 Gets a received byte count.
- void SAI_TransferAbortSend (I2S_Type *base, sai_handle_t *handle)

Aborts the current send.

- void SAI_TransferAbortReceive (I2S_Type *base, sai_handle_t *handle)

 Aborts the current IRQ receive.
- void SAI_TransferTerminateSend (I2S_Type *base, sai_handle_t *handle)

 Terminate all SAI send.
- void SAI_TransferTerminateReceive (I2S_Type *base, sai_handle_t *handle)

 Terminate all SAI receive.
- void SAI_TransferTxHandleIRQ (I2S_Type *base, sai_handle_t *handle)

 Tx interrupt handler.
- void SAI_TransferRxHandleIRQ (I2S_Type *base, sai_handle_t *handle)

 Tx interrupt handler.

19.5.2 Data Structure Documentation

19.5.2.1 struct sai config

Data Fields

• sai_protocol_t protocol Audio bus protocol in SAI. • sai_sync_mode_t syncMode

SAI sync mode, control Tx/Rx clock sync.

bool mclkOutputEnable

Master clock output enable, true means master clock divider enabled.

• sai_bclk_source_t bclkSource

Bit Clock source.

• sai_master_slave_t masterSlave

Master or slave.

19.5.2.2 struct _sai_transfer_format

Data Fields

• uint32_t sampleRate_Hz

Sample rate of audio data.

• uint32_t bitWidth

Data length of audio data, usually 8/16/24/32 bits.

sai_mono_stereo_t stereo

Mono or stereo.

• uint8 t watermark

Watermark value.

• uint8 t channel

Transfer start channel.

• uint8_t channelMask

enabled channel mask value, reference _sai_channel_mask

• uint8_t endChannel

end channel number

• uint8 t channelNums

Total enabled channel numbers.

sai_protocol_t protocol

Which audio protocol used.

• bool isFrameSyncCompact

True means Frame sync length is configurable according to bitWidth, false means frame sync length is 64 times of bit clock.

Field Documentation

(1) bool sai transfer format::isFrameSyncCompact

19.5.2.3 struct _sai_master_clock

Data Fields

bool mclkOutputEnable

master clock output enable

• uint32_t mclkHz

target mclk frequency

• uint32_t mclkSourceClkHz

mclk source frequency

19.5.2.4 struct sai_fifo

Data Fields

- bool fifoContinueOneError
 - fifo continues when error occur
- sai_fifo_combine_t fifoCombine
 - fifo combine mode
- sai_fifo_packing_t fifoPacking
 - fifo packing mode
- uint8 t fifoWatermark

fifo watermark

19.5.2.5 struct sai bit clock

Data Fields

- bool bclkSrcSwap
 - bit clock source swap
- bool bclkInputDelay

bit clock actually used by the transmitter is delayed by the pad output delay, this has effect of decreasing the data input setup time, but increasing the data output valid time.

- sai_clock_polarity_t bclkPolarity
 - bit clock polarity
- sai_bclk_source_t bclkSource

bit Clock source

Field Documentation

(1) bool_sai_bit_clock::bclkInputDelay

19.5.2.6 struct sai_frame_sync

Data Fields

- uint8_t frameSyncWidth
 - frame sync width in number of bit clocks
- bool frameSyncEarly

TRUE is frame sync assert one bit before the first bit of frame FALSE is frame sync assert with the first bit of the frame.

- bool frameSyncGenerateOnDemand
 - internal frame sync is generated when FIFO waring flag is clear
- sai_clock_polarity_t frameSyncPolarity

frame sync polarity

19.5.2.7 struct sai serial data

Data Fields

• sai data pin state t dataMode

sai data pin state when slots masked or channel disabled

• sai_data_order_t dataOrder

configure whether the LSB or MSB is transmitted first

uint8_t dataWord0Length

configure the number of bits in the first word in each frame

• uint8 t dataWordNLength

configure the number of bits in the each word in each frame, except the first word

• uint8_t dataWordLength

used to record the data length for dma transfer

• uint8 t dataFirstBitShifted

Configure the bit index for the first bit transmitted for each word in the frame.

uint8_t dataWordNum

configure the number of words in each frame

• uint32_t dataMaskedWord

configure whether the transmit word is masked

19.5.2.8 struct _sai_transceiver

Data Fields

• sai_serial_data_t serialData

serial data configurations

sai_frame_sync_t frameSync

ws configurations

• sai_bit_clock_t bitClock

bit clock configurations

sai_fifo_t fifo

fifo configurations

• sai master slave t masterSlave

transceiver is master or slave

sai_sync_mode_t syncMode

transceiver sync mode

uint8_t startChannel

Transfer start channel.

• uint8_t channelMask

enabled channel mask value, reference _sai_channel_mask

• uint8 t endChannel

end channel number

• uint8 t channelNums

Total enabled channel numbers.

19.5.2.9 struct sai transfer

Data Fields

• uint8 t * data

Data start address to transfer.

• size_t dataSize

Transfer size.

Field Documentation

- (1) uint8 t* sai transfer::data
- (2) size t sai transfer::dataSize

19.5.2.10 struct sai handle

Data Fields

• I2S_Type * base

base address

• uint32 t state

Transfer status.

• sai transfer callback t callback

Callback function called at transfer event.

void * userData

Callback parameter passed to callback function.

• uint8 t bitWidth

Bit width for transfer, 8/16/24/32 bits.

• uint8 t channel

Transfer start channel.

• uint8 t channelMask

enabled channel mask value, refernece _sai_channel_mask

• uint8 t endChannel

end channel number

uint8 t channelNums

Total enabled channel numbers.

• sai_transfer_t saiQueue [SAI_XFER_QUEUE_SIZE]

Transfer queue storing queued transfer.

• size_t transferSize [SAI_XFER_QUEUE_SIZE]

Data bytes need to transfer.

• volatile uint8 t queueUser

Index for user to queue transfer.

volatile uint8_t queueDriver

Index for driver to get the transfer data and size.

• uint8 t watermark

Watermark value.

19.5.3 Macro Definition Documentation

19.5.3.1 #define SAI XFER QUEUE SIZE (4U)

19.5.4 Enumeration Type Documentation

19.5.4.1 anonymous enum

Enumerator

```
kStatus_SAI_TxBusy SAI Tx is busy.
kStatus_SAI_RxBusy SAI Rx is busy.
kStatus SAI TxError SAI Tx FIFO error.
kStatus_SAI_RxError SAI Rx FIFO error.
kStatus SAI QueueFull SAI transfer queue is full.
kStatus SAI TxIdle SAI Tx is idle.
kStatus_SAI_RxIdle SAI Rx is idle.
```

19.5.4.2 anonymous enum

Enumerator

```
kSAI Channel0Mask channel 0 mask value
kSAI_Channel1Mask channel 1 mask value
kSAI Channel2Mask channel 2 mask value
kSAI Channel3Mask channel 3 mask value
kSAI_Channel4Mask channel 4 mask value
kSAI Channel5Mask channel 5 mask value
kSAI_Channel6Mask channel 6 mask value
kSAI Channel7Mask channel 7 mask value
```

19.5.4.3 enum _sai_protocol

Enumerator

```
kSAI BusLeftJustified Uses left justified format.
kSAI BusRightJustified Uses right justified format.
kSAI BusI2S Uses I2S format.
kSAI BusPCMA Uses I2S PCM A format.
kSAI BusPCMB Uses I2S PCM B format.
```

19.5.4.4 enum _sai_master_slave

Enumerator

kSAI_Master Master mode include bclk and frame sync.

kSAI_Slave Slave mode include bclk and frame sync.

kSAI_Bclk_Master_FrameSync_Slave bclk in master mode, frame sync in slave mode

kSAI_Bclk_Slave_FrameSync_Master bclk in slave mode, frame sync in master mode

19.5.4.5 enum _sai_mono_stereo

Enumerator

kSAI_Stereo Stereo sound.

kSAI_MonoRight Only Right channel have sound.

kSAI_MonoLeft Only left channel have sound.

19.5.4.6 enum _sai_data_order

Enumerator

kSAI DataLSB LSB bit transferred first.

kSAI DataMSB MSB bit transferred first.

19.5.4.7 enum _sai_clock_polarity

Enumerator

kSAI PolarityActiveHigh Drive outputs on rising edge.

kSAI_PolarityActiveLow Drive outputs on falling edge.

kSAI_SampleOnFallingEdge Sample inputs on falling edge.

kSAI SampleOnRisingEdge Sample inputs on rising edge.

19.5.4.8 enum _sai_sync_mode

Enumerator

kSAI_ModeAsync Asynchronous mode.

kSAI_ModeSync Synchronous mode (with receiver or transmit)

19.5.4.9 enum _sai_bclk_source

Enumerator

kSAI_BclkSourceBusclk Bit clock using bus clock.

kSAI_BclkSourceMclkOption1 Bit clock MCLK option 1.

kSAI_BclkSourceMclkOption2 Bit clock MCLK option2.

kSAI_BclkSourceMclkOption3 Bit clock MCLK option3.

kSAI_BclkSourceMclkDiv Bit clock using master clock divider.

kSAI_BclkSourceOtherSai0 Bit clock from other SAI device.

kSAI_BclkSourceOtherSai1 Bit clock from other SAI device.

19.5.4.10 anonymous enum

Enumerator

kSAI_WordStartInterruptEnable Word start flag, means the first word in a frame detected.

kSAI_SyncErrorInterruptEnable Sync error flag, means the sync error is detected.

kSAI_FIFOWarningInterruptEnable FIFO warning flag, means the FIFO is empty.

kSAI_FIFOErrorInterruptEnable FIFO error flag.

kSAI FIFORequestInterruptEnable FIFO request, means reached watermark.

19.5.4.11 anonymous enum

Enumerator

kSAI_FIFOWarningDMAEnable FIFO warning caused by the DMA request. **kSAI FIFORequestDMAEnable** FIFO request caused by the DMA request.

19.5.4.12 anonymous enum

Enumerator

kSAI_WordStartFlag Word start flag, means the first word in a frame detected.

kSAI_SyncErrorFlag Sync error flag, means the sync error is detected.

kSAI_FIFOErrorFlag FIFO error flag.

kSAI_FIFORequestFlag FIFO request flag.

kSAI FIFOWarningFlag FIFO warning flag.

19.5.4.13 enum _sai_reset_type

Enumerator

kSAI_ResetTypeSoftware Software reset, reset the logic state.

kSAI_ResetTypeFIFO FIFO reset, reset the FIFO read and write pointer.

kSAI ResetAll All reset.

19.5.4.14 enum _sai_fifo_packing

Enumerator

kSAI FifoPackingDisabled Packing disabled. kSAI_FifoPacking8bit 8 bit packing enabled kSAI_FifoPacking16bit 16bit packing enabled

19.5.4.15 enum sai sample rate

Enumerator

kSAI_SampleRate8KHz Sample rate 8000 Hz. **kSAI** SampleRate11025Hz Sample rate 11025 Hz. kSAI SampleRate12KHz Sample rate 12000 Hz. **kSAI_SampleRate16KHz** Sample rate 16000 Hz. kSAI_SampleRate22050Hz Sample rate 22050 Hz. kSAI_SampleRate24KHz Sample rate 24000 Hz. *kSAI_SampleRate32KHz* Sample rate 32000 Hz. **kSAI** SampleRate44100Hz. Sample rate 44100 Hz. kSAI_SampleRate48KHz Sample rate 48000 Hz. **kSAI** SampleRate96KHz Sample rate 96000 Hz. **kSAI** SampleRate192KHz Sample rate 192000 Hz. **kSAI_SampleRate384KHz** Sample rate 384000 Hz.

19.5.4.16 enum sai word width

Enumerator

kSAI WordWidth8bits Audio data width 8 bits. **kSAI** WordWidth16bits Audio data width 16 bits. kSAI_WordWidth24bits Audio data width 24 bits. kSAI WordWidth32bits Audio data width 32 bits.

19.5.4.17 enum sai_data_pin_state

Enumerator

- kSAI_DataPinStateTriState transmit data pins are tri-stated when slots are masked or channels are disabled
- kSAI_DataPinStateOutputZero transmit data pins are never tri-stated and will output zero when slots are masked or channel disabled

19.5.4.18 enum sai fifo combine

Enumerator

kSAI_FifoCombineDisabled sai fifo combine mode disabled

kSAI_FifoCombineModeEnabledOnRead sai fifo combine mode enabled on FIFO reads

kSAI_FifoCombineModeEnabledOnWrite sai fifo combine mode enabled on FIFO write

kSAI_FifoCombineModeEnabledOnReadWrite sai fifo combined mode enabled on FIFO read/writes

19.5.4.19 enum _sai_transceiver_type

Enumerator

kSAI_Transmitter sai transmitter **kSAI Receiver** sai receiver

19.5.4.20 enum _sai_frame_sync_len

Enumerator

kSAI_FrameSyncLenOneBitClk 1 bit clock frame sync len for DSP mode **kSAI_FrameSyncLenPerWordWidth** Frame sync length decided by word width.

19.5.5 Function Documentation

19.5.5.1 void SAI_Init (I2S_Type * base)

This API gates the SAI clock. The SAI module can't operate unless SAI_Init is called to enable the clock.

Parameters

base SAI base pointer.

19.5.5.2 void SAI_Deinit (I2S_Type * *base*)

This API gates the SAI clock. The SAI module can't operate unless SAI_TxInit or SAI_RxInit is called to enable the clock.

base	SAI base pointer.
------	-------------------

19.5.5.3 void SAI_TxReset (I2S_Type * base)

This function enables the software reset and FIFO reset of SAI Tx. After reset, clear the reset bit.

Parameters

base	SAI base pointer
------	------------------

19.5.5.4 void SAI RxReset (I2S Type * base)

This function enables the software reset and FIFO reset of SAI Rx. After reset, clear the reset bit.

Parameters

base	SAI base pointer

19.5.5.5 void SAI TxEnable (I2S Type * base, bool enable)

Parameters

base	SAI base pointer.
enable	True means enable SAI Tx, false means disable.

19.5.5.6 void SAI_RxEnable (I2S_Type * base, bool enable)

Parameters

base	SAI base pointer.
enable	True means enable SAI Rx, false means disable.

19.5.5.7 static void SAI_TxSetBitClockDirection (I2S_Type * base, sai_master_slave_t masterSlave) [inline], [static]

Select bit clock direction, master or slave.

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

19.5.5.8 static void SAI_RxSetBitClockDirection (I2S_Type * base, sai_master_slave_t masterSlave) [inline], [static]

Select bit clock direction, master or slave.

Parameters

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

19.5.5.9 static void SAI_RxSetFrameSyncDirection (I2S_Type * base, sai_master_slave_t masterSlave) [inline],[static]

Select frame sync direction, master or slave.

Parameters

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

19.5.5.10 static void SAI TxSetFrameSyncDirection (I2S Type * base, sai_master_slave_t masterSlave) [inline], [static]

Select frame sync direction, master or slave.

Parameters

bas	SAI base pointer.
masterSlav	reference sai_master_slave_t.

19.5.5.11 void SAI TxSetBitClockRate (I2S Type * base, uint32 t sourceClockHz, uint32 t sampleRate, uint32 t bitWidth, uint32 t channelNumbers)

base	SAI base pointer.
sourceClockHz	Bit clock source frequency.
sampleRate	Audio data sample rate.
bitWidth	Audio data bitWidth.
channel- Numbers	Audio channel numbers.

19.5.5.12 void SAI_RxSetBitClockRate (I2S_Type * base, uint32_t sourceClockHz, uint32_t sampleRate, uint32_t bitWidth, uint32_t channelNumbers)

Parameters

base	SAI base pointer.
sourceClockHz	Bit clock source frequency.
sampleRate	Audio data sample rate.
bitWidth	Audio data bitWidth.
channel- Numbers	Audio channel numbers.

19.5.5.13 void SAI_TxSetBitclockConfig (I2S_Type * base, sai_master_slave_t masterSlave, sai_bit_clock_t * config)

Parameters

base	SAI base pointer.
masterSlave	master or slave.
config	bit clock other configurations, can be NULL in slave mode.

19.5.5.14 void SAI_RxSetBitclockConfig (I2S_Type * base, sai_master_slave_t masterSlave, sai_bit_clock_t * config)

base	SAI base pointer.
masterSlave	master or slave.
config	bit clock other configurations, can be NULL in slave mode.

19.5.5.15 void SAI_SetMasterClockConfig (I2S_Type * base, sai_master_clock_t * config)

Parameters

base	SAI base pointer.
config	master clock configurations.

19.5.5.16 void SAI_TxSetFifoConfig (I2S_Type * base, sai_fifo_t * config)

Parameters

base	SAI base pointer.
config	fifo configurations.

19.5.5.17 void SAI_RxSetFifoConfig (I2S_Type * base, sai_fifo_t * config)

Parameters

base	SAI base pointer.
config	fifo configurations.

19.5.5.18 void SAI_TxSetFrameSyncConfig (I2S_Type * base, sai_master_slave_t masterSlave, sai_frame_sync_t * config)

Parameters

base	SAI base pointer.
masterSlave	master or slave.
config	frame sync configurations, can be NULL in slave mode.

19.5.5.19 void SAI_RxSetFrameSyncConfig (I2S_Type * base, sai_master_slave_t masterSlave, sai_frame_sync_t * config)

Parameters

base	SAI base pointer.
masterSlave	master or slave.
config	frame sync configurations, can be NULL in slave mode.

19.5.5.20 void SAI_TxSetSerialDataConfig (I2S_Type * base, sai_serial_data_t * config)

Parameters

base	SAI base pointer.
config	serial data configurations.

19.5.5.21 void SAI_RxSetSerialDataConfig (I2S_Type * base, sai_serial_data_t * config)

Parameters

base	SAI base pointer.
config	serial data configurations.

19.5.5.22 void SAI_TxSetConfig (I2S_Type * base, sai_transceiver_t * config)

Parameters

base	SAI base pointer.
config	transmitter configurations.

19.5.5.23 void SAI_RxSetConfig (I2S_Type * base, sai_transceiver_t * config)

Parameters

base	SAI base pointer.
config	receiver configurations.

19.5.5.24 void SAI_GetClassicl2SConfig (sai_transceiver_t * config, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32_t saiChannelMask)

Parameters

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

19.5.5.25 void SAI_GetLeftJustifiedConfig (sai_transceiver_t * config, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32 t saiChannelMask)

Parameters

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

19.5.5.26 void SAI_GetRightJustifiedConfig (sai_transceiver_t * config, sai word width t bitWidth, sai mono stereo t mode, uint32 t saiChannelMask)

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

19.5.5.27 void SAI_GetTDMConfig (sai_transceiver_t * config, sai_frame_sync_len_t frameSyncWidth, sai_word_width_t bitWidth, uint32_t saiChannelMask)

Parameters

config	transceiver configurations.
frameSync- Width	length of frame sync.
bitWidth	audio data word width.
dataWordNum	word number in one frame.
saiChannel- Mask	mask value of the channel to be enable.

19.5.5.28 void SAI_GetDSPConfig (sai_transceiver_t * config, sai_frame_sync_len_t frameSyncWidth, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32_t saiChannelMask)

Note

DSP mode is also called PCM mode which support MODE A and MODE B, DSP/PCM MODE A configuration flow. RX is similar but uses SAI_RxSetConfig instead of SAI_TxSetConfig:

DSP/PCM MODE B configuration flow for TX. RX is similar but uses SAI_RxSetConfig instead of SAI_TxSetConfig:

config	transceiver configurations.
frameSync- Width	length of frame sync.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to enable.

19.5.5.29 static uint32_t SAI_TxGetStatusFlag (I2S_Type * base) [inline], [static]

Parameters

base	SAI base pointer
------	------------------

Returns

SAI Tx status flag value. Use the Status Mask to get the status value needed.

19.5.5.30 static void SAI_TxClearStatusFlags (I2S_Type * base, uint32_t mask) [inline], [static]

Parameters

base	SAI base pointer
mask	State mask. It can be a combination of the following source if defined: • kSAI_WordStartFlag • kSAI_SyncErrorFlag • kSAI_FIFOErrorFlag

19.5.5.31 static uint32_t SAI_RxGetStatusFlag (I2S_Type * base) [inline], [static]

base SAI base pointer

Returns

SAI Rx status flag value. Use the Status Mask to get the status value needed.

static void SAI RxClearStatusFlags (I2S Type * base, uint32 t mask) 19.5.5.32 [inline], [static]

Parameters

base	SAI base pointer
mask	State mask. It can be a combination of the following sources if defined. • kSAI_WordStartFlag • kSAI_SyncErrorFlag • kSAI_FIFOErrorFlag

19.5.5.33 void SAI_TxSoftwareReset (I2S_Type * base, sai_reset_type_t resetType)

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Tx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like TCR1~TCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

Parameters

base	SAI base pointer
resetType	Reset type, FIFO reset or software reset

19.5.5.34 void SAI_RxSoftwareReset (I2S_Type * base, sai_reset_type_t resetType)

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Rx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like RCR1~RCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

base	SAI base pointer
resetType	Reset type, FIFO reset or software reset

19.5.5.35 void SAI_TxSetChannelFIFOMask (I2S_Type * base, uint8_t mask)

Parameters

base	SAI base pointer
mask	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled,
	3 means both channel 0 and channel 1 enabled.

19.5.5.36 void SAI_RxSetChannelFIFOMask (I2S_Type * base, uint8_t mask)

Parameters

base	SAI base pointer
mask	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled, 3 means both channel 0 and channel 1 enabled.

19.5.5.37 void SAI_TxSetDataOrder (I2S_Type * base, sai_data_order_t order)

Parameters

base	SAI base pointer
order	Data order MSB or LSB

19.5.5.38 void SAI_RxSetDataOrder (I2S_Type * base, sai_data_order_t order)

Parameters

base	SAI base pointer
order	Data order MSB or LSB

SAI Driver

19.5.5.39 void SAI_TxSetBitClockPolarity (I2S_Type * base, sai_clock_polarity_t polarity)

base	SAI base pointer
polarity	

19.5.5.40 void SAI_RxSetBitClockPolarity (I2S_Type * base, sai_clock_polarity_t polarity

Parameters

base	SAI base pointer
polarity	

19.5.5.41 void SAI_TxSetFrameSyncPolarity (I2S_Type * base, sai_clock_polarity_t polarity)

Parameters

base	SAI base pointer
polarity	

19.5.5.42 void SAI_RxSetFrameSyncPolarity (I2S_Type * base, sai_clock_polarity_t polarity)

Parameters

base	SAI base pointer
polarity	

19.5.5.43 void SAI_TxSetFIFOPacking (I2S_Type * base, sai_fifo_packing_t pack)

base	SAI base pointer.
pack	FIFO pack type. It is element of sai_fifo_packing_t.

SAI Driver

19.5.5.44 void SAI_RxSetFIFOPacking (I2S_Type * base, sai_fifo_packing_t pack)

base	SAI base pointer.
pack	FIFO pack type. It is element of sai_fifo_packing_t.

19.5.5.45 static void SAI_TxSetFIFOErrorContinue (I2S_Type * base, bool isEnabled) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in TCSR register.

Parameters

base	SAI base pointer.
isEnabled	Is FIFO error continue enabled, true means enable, false means disable.

19.5.5.46 static void SAI_RxSetFIFOErrorContinue (I2S_Type * base, bool isEnabled) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in RCSR register.

Parameters

base	SAI base pointer.
isEnabled	Is FIFO error continue enabled, true means enable, false means disable.

19.5.5.47 static void SAI TxEnableInterrupts (I2S Type * base, uint32 t mask) [inline], [static]

base SAI base pointer	base
 interrupt source The parameter can be a combination of the following sources defined. kSAI_WordStartInterruptEnable kSAI_SyncErrorInterruptEnable kSAI_FIFOWarningInterruptEnable kSAI_FIFORequestInterruptEnable kSAI_FIFOErrorInterruptEnable 	mask

19.5.5.48 static void SAI_RxEnableInterrupts (I2S_Type * base, uint32_t mask) [inline], [static]

Parameters

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined. • kSAI_WordStartInterruptEnable • kSAI_SyncErrorInterruptEnable • kSAI_FIFOWarningInterruptEnable • kSAI_FIFORequestInterruptEnable • kSAI_FIFOErrorInterruptEnable

19.5.5.49 static void SAI_TxDisableInterrupts (I2S_Type * base, uint32_t mask) [inline], [static]

Parameters

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if
	defined.
	• kSAI_WordStartInterruptEnable
	• kSAI_SyncErrorInterruptEnable
	• kSAI_FIFOWarningInterruptEnable
	• kSAI_FIFORequestInterruptEnable
	kSAI_FIFOErrorInterruptEnable

19.5.5.50 static void SAI_RxDisableInterrupts (I2S_Type * base, uint32_t mask) [inline], [static]

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined. • kSAI_WordStartInterruptEnable • kSAI_SyncErrorInterruptEnable • kSAI_FIFOWarningInterruptEnable • kSAI_FIFORequestInterruptEnable • kSAI_FIFOErrorInterruptEnable

19.5.5.51 static void SAI_TxEnableDMA (I2S_Type * base, uint32_t mask, bool enable) [inline], [static]

Parameters

base	SAI base pointer
mask	DMA source The parameter can be combination of the following sources if defined. • kSAI_FIFOWarningDMAEnable • kSAI_FIFORequestDMAEnable
enable	True means enable DMA, false means disable DMA.

19.5.5.52 static void SAI_RxEnableDMA (I2S_Type * base, uint32_t mask, bool enable) [inline], [static]

base	SAI base pointer
mask	DMA source The parameter can be a combination of the following sources if defined.
	kSAI_FIFOWarningDMAEnable
	kSAI_FIFORequestDMAEnable

enable	True means enable DMA, false means disable DMA.
--------	---

19.5.5.53 static uintptr t SAI TxGetDataRegisterAddress (I2S Type * base, uint32 t channel) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

Parameters

base	SAI base pointer.
channel	Which data channel used.

Returns

data register address.

19.5.5.54 static uintptr_t SAI_RxGetDataRegisterAddress (I2S_Type * base, uint32_t channel) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

Parameters

base	SAI base pointer.
channel	Which data channel used.

Returns

data register address.

19.5.5.55 void SAI_WriteBlocking (I2S_Type * base, uint32_t channel, uint32_t bitWidth, uint8_t * buffer, uint32_t size)

Note

This function blocks by polling until data is ready to be sent.

base	SAI base pointer.
channel	Data channel used.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be written.
size	Bytes to be written.

19.5.5.56 void SAI_WriteMultiChannelBlocking (I2S_Type * base, uint32_t channel, uint32_t channelMask, uint32_t bitWidth, uint8_t * buffer, uint32_t size)

Note

This function blocks by polling until data is ready to be sent.

Parameters

base	SAI base pointer.
channel	Data channel used.
channelMask	channel mask.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be written.
size	Bytes to be written.

19.5.5.57 static void SAI_WriteData (I2S_Type * base, uint32_t channel, uint32_t data) [inline], [static]

Parameters

base	SAI base pointer.
channel	Data channel used.
data	Data needs to be written.

19.5.5.58 void SAI_ReadBlocking (I2S_Type * base, uint32_t channel, uint32_t bitWidth, uint8_t * buffer, uint32_t size)

Note

This function blocks by polling until data is ready to be sent.

Parameters

base	SAI base pointer.
channel	Data channel used.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be read.
size	Bytes to be read.

19.5.5.59 void SAI_ReadMultiChannelBlocking (I2S_Type * base, uint32_t channel, uint32_t channelMask, uint32_t bitWidth, uint8_t * buffer, uint32_t size)

Note

This function blocks by polling until data is ready to be sent.

Parameters

base	SAI base pointer.
channel	Data channel used.
channelMask	channel mask.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be read.
size	Bytes to be read.

19.5.5.60 static uint32_t SAI_ReadData (I2S_Type * base, uint32_t channel) [inline], [static]

1	CAI basa maintan
base	SAI base pointer.
Ouse	of it duse pointer.

channel	Data channel used.
---------	--------------------

Returns

Data in SAI FIFO.

19.5.5.61 void SAI_TransferTxCreateHandle (I2S_Type * base, sai_handle_t * handle, sai transfer callback t callback, void * userData)

This function initializes the Tx handle for the SAI Tx transactional APIs. Call this function once to get the handle initialized.

Parameters

base	SAI base pointer	
handle	SAI handle pointer.	
callback	Pointer to the user callback function.	
userData	User parameter passed to the callback function	

19.5.5.62 void SAI_TransferRxCreateHandle (I2S_Type * base, sai_handle_t * handle, sai_transfer_callback_t callback, void * userData)

This function initializes the Rx handle for the SAI Rx transactional APIs. Call this function once to get the handle initialized.

Parameters

base	SAI base pointer.
handle	SAI handle pointer.
callback	Pointer to the user callback function.
userData	User parameter passed to the callback function.

19.5.5.63 void SAI_TransferTxSetConfig (I2S_Type * base, sai_handle_t * handle, sai_transceiver_t * config)

This function initializes the Tx, include bit clock, frame sync, master clock, serial data and fifo configurations.

base	SAI base pointer.	
handle	SAI handle pointer.	
config	tranmitter configurations.	

19.5.5.64 void SAI_TransferRxSetConfig (I2S_Type * base, sai_handle_t * handle, sai_transceiver_t * config)

This function initializes the Rx, include bit clock, frame sync, master clock, serial data and fifo configurations.

Parameters

base	SAI base pointer.	
handle	SAI handle pointer.	
config	receiver configurations.	

19.5.5.65 status_t SAI_TransferSendNonBlocking (I2S_Type * base, sai_handle_t * handle, sai transfer t * xfer)

Note

This API returns immediately after the transfer initiates. Call the SAI_TxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus_-SAI_Busy, the transfer is finished.

Parameters

base	SAI base pointer.	
handle	Pointer to the sai_handle_t structure which stores the transfer state.	
xfer	Pointer to the sai_transfer_t structure.	

Return values

kStatus_Success	Successfully started the data receive.
kStatus_SAI_TxBusy	Previous receive still not finished.
kStatus_InvalidArgument	The input parameter is invalid.

19.5.5.66 status_t SAI_TransferReceiveNonBlocking (I2S_Type * base, sai_handle_t * handle, sai_transfer_t * xfer)

Note

This API returns immediately after the transfer initiates. Call the SAI_RxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus_-SAI_Busy, the transfer is finished.

Parameters

base	SAI base pointer	
handle	Pointer to the sai_handle_t structure which stores the transfer state.	
xfer	Pointer to the sai_transfer_t structure.	

Return values

kStatus_Success	Successfully started the data receive.
kStatus_SAI_RxBusy	Previous receive still not finished.
kStatus_InvalidArgument	The input parameter is invalid.

19.5.5.67 status_t SAI_TransferGetSendCount (I2S_Type * base, sai_handle_t * handle, size_t * count)

Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.
count	Bytes count sent.

Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

19.5.5.68 status_t SAI_TransferGetReceiveCount (I2S_Type * base, sai_handle_t * handle, size t * count)

base	SAI base pointer.	
handle	Pointer to the sai_handle_t structure which stores the transfer state.	
count	Bytes count received.	

Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

19.5.5.69 void SAI_TransferAbortSend (I2S_Type * base, sai_handle_t * handle)

Note

This API can be called any time when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.

19.5.5.70 void SAI_TransferAbortReceive (I2S_Type * base, $sai_handle_t *$ handle)

Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

base	SAI base pointer	
handle Pointer to the sai_handle_t structure which stores the transfer state.		

19.5.5.71 void SAI_TransferTerminateSend (I2S_Type * base, sai_handle_t * handle)

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI_TransferAbortSend.

base	SAI base pointer.	
handle SAI eDMA handle pointer.		

19.5.5.72 void SAI_TransferTerminateReceive (I2S_Type * base, sai_handle_t * handle)

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI_TransferAbortReceive.

Parameters

base	SAI base pointer.
handle SAI eDMA handle pointer.	

19.5.5.73 void SAI_TransferTxHandleIRQ (I2S_Type * base, sai_handle_t * handle)

Parameters

base	SAI base pointer.
handle Pointer to the sai_handle_t structure.	

19.5.5.74 void SAI_TransferRxHandleIRQ (I2S_Type * base, sai_handle_t * handle)

base	SAI base pointer.	
handle Pointer to the sai_handle_t structure.		

19.6 SAI SDMA Driver

19.6.1 Typical use case

19.6.2 Overview

Multi fifo transfer use sai sdma driver

The SDMA multi fifo script support transfer data between multi peripheral fifos and memory, a typical user case is that receiving multi sai channel data and put it into memory as

```
channel 0 | channel 1 | channel 2 | channel 3 | channel 4 | ........
```

Multi fifo script is target to implement above feature, it can supports 1.configurable fifo watermark range from $1\sim(2^{12-1})$, it is a value of fifo_watermark * channel_numbers 2.configurable fifo numbers, support up to 15 continuous fifos 3.configurable fifo address offset, support address offset up to 64

Transmitting data using multi fifo is same as above.

Data Structures

• struct _sai_sdma_handle SAI DMA transfer handle, users should not touch the content of the handle. More...

Typedefs

• typedef void(* sai_sdma_callback_t)(I2S_Type *base, sai_sdma_handle_t *handle, status_t status, void *userData)

SAI SDMA transfer callback function for finish and error.

Driver version

• #define FSL_SAI_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 6, 0)) *Version 2.6.0.*

SDMA Transactional

- void SAI_TransferRxCreateHandleSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_sdma_callback_t callback, void *userData, sdma_handle_t *dmaHandle, uint32_t eventSource)
 Initializes the SAI Rx SDMA handle.
- status_t_SAI_TransferSendSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_transfer_- t *xfer)

Performs a non-blocking SAI transfer using DMA.

status_t SAI_TransferReceiveSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_transfer_t *xfer)

Performs a non-blocking SAI receive using SDMA.

- void ŠAI_TransferAbortSendSDMA (I2Š_Type *base, sai_sdma_handle_t *handle) Aborts a SAI transfer using SDMA.
- void SAI_TransferÅbortReceiveSDMA (I2S_Type *base, sai_sdma_handle_t *handle) Aborts a SAI receive using SDMA.
- void SAI_TransferTerminateReceiveSDMA (I2S_Type *base, sai_sdma_handle_t *handle)

 Terminate all the SAI sdma receive transfer.
- void SAI_TransferTerminateSendSDMÅ (I2S_Type *base, sai_sdma_handle_t *handle)

 Terminate all the SAI sdma send transfer.
- void SAI_TransferRxSetConfigSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_transceiver_t *saiConfig)

brief Configures the SAI RX.

• void SAI_TransferTxSetConfigSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_transceiver_t *saiConfig)

brief Configures the SAI Tx.

19.6.3 Data Structure Documentation

19.6.3.1 struct sai sdma handle

Data Fields

• sdma_handle_t * dmaHandle

DMA handler for SAI send.

• uint8 t bytesPerFrame

Bytes in a frame.

• uint8 t channel

start data channel

• uint8 t channelNums

total transfer channel numbers, used for multififo

• uint8 t channelMask

enabled channel mask value, refernece _sai_channel_mask

• uint8 t fifoOffset

fifo address offset between multifo

• uint32_t count

The transfer data count in a DMA request.

• uint32 t state

Internal state for SAI SDMA transfer.

• uint32_t eventSource

SAI event source number.

sai sdma callback t callback

Callback for users while transfer finish or error occurs.

void * userĎata

User callback parameter.

sdma_buffer_descriptor_t bdPool [SAI_XFER_QUEUE_SIZE]

BD pool for SDMA transfer.

• sai transfer t saiQueue [SAI XFER QUEUE SIZE]

Transfer queue storing queued transfer.

size_t transferSize [SAI_XFER_QUEUE_SIZE]

Data bytes need to transfer.

• volatile uint8_t queueUser

Index for user to queue transfer.

• volatile uint8_t queueDriver

Index for driver to get the transfer data and size.

Field Documentation

- (1) sdma buffer descriptor t sai sdma handle::bdPool[SAI XFER QUEUE SIZE]
- (2) sai_transfer_t _sai_sdma_handle::saiQueue[SAI_XFER_QUEUE_SIZE]
- (3) volatile uint8 t sai sdma handle::queueUser

19.6.4 Function Documentation

19.6.4.1 void SAI TransferTxCreateHandleSDMA (I2S Type * base, sai_sdma_handle_t * handle, sai_sdma_callback_t callback, void * userData, sdma_handle_t * dmaHandle, uint32 t eventSource)

This function initializes the SAI master DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

base	SAI base pointer.	
handle	SAI SDMA handle pointer.	
base	SAI peripheral base address.	

callback	Pointer to user callback function.	
userData	User parameter passed to the callback function.	
dmaHandle	SDMA handle pointer, this handle shall be static allocated by users.	
eventSource SAI event source number.		

19.6.4.2 void SAI_TransferRxCreateHandleSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_sdma_callback_t callback, void * userData, sdma_handle_t * dmaHandle, uint32_t eventSource)

This function initializes the SAI slave DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

Parameters

base	SAI base pointer.	
handle	AI SDMA handle pointer.	
base	I peripheral base address.	
callback	inter to user callback function.	
userData	User parameter passed to the callback function.	
dmaHandle	DMA handle pointer, this handle shall be static allocated by users.	
eventSource	SAI event source number.	

19.6.4.3 status_t SAI_TransferSendSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_transfer_t * xfer)

Note

This interface returns immediately after the transfer initiates. Call SAI_GetTransferStatus to poll the transfer status and check whether the SAI transfer is finished.

base	SAI base pointer.	
handle SAI SDMA handle pointer.		

xfer	Pointer to the DMA transfer structure.
------	--

Return values

kStatus_Success	Start a SAI SDMA send successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_TxBusy	SAI is busy sending data.

19.6.4.4 status_t SAI_TransferReceiveSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_transfer_t * xfer)

Note

This interface returns immediately after the transfer initiates. Call the SAI_GetReceiveRemaining-Bytes to poll the transfer status and check whether the SAI transfer is finished.

Parameters

base	SAI base pointer
handle	SAI SDMA handle pointer.
xfer	Pointer to DMA transfer structure.

Return values

kStatus_Success	Start a SAI SDMA receive successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_RxBusy	SAI is busy receiving data.

19.6.4.5 void SAI_TransferAbortSendSDMA (I2S_Type * base, sai_sdma_handle_t * handle)

base	SAI base pointer.
------	-------------------

handle	SAI SDMA handle pointer.
--------	--------------------------

19.6.4.6 void SAI_TransferAbortReceiveSDMA (I2S_Type * base, sai_sdma_handle_t * handle)

Parameters

base	SAI base pointer
handle	SAI SDMA handle pointer.

19.6.4.7 void SAI_TransferTerminateReceiveSDMA (I2S_Type * base, sai_sdma_handle_t * handle)

Parameters

base	SAI base pointer.
handle	SAI SDMA handle pointer.

19.6.4.8 void SAI_TransferTerminateSendSDMA (I2S_Type * base, sai_sdma_handle_t * handle)

Parameters

base	SAI base pointer.
handle	SAI SDMA handle pointer.

19.6.4.9 void SAI_TransferRxSetConfigSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_transceiver_t * saiConfig)

param base SAI base pointer. param handle SAI SDMA handle pointer. param saiConig sai configurations.

19.6.4.10 void SAI_TransferTxSetConfigSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_transceiver_t * saiConfig)

param base SAI base pointer. param handle SAI SDMA handle pointer. param saiConig sai configurations.

Chapter 20

SDMA: Smart Direct Memory Access (SDMA) Controller **Driver**

20.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Smart Direct Memory Access (SDMA) of devices.

20.2 Typical use case

20.2.1 SDMA Operation

Refer to the driver examples codes located at <SDK ROOT>/boards/<BOARD>/driver examples/sdma

Data Structures

- struct _sdma_config
 - SDMA global configuration structure. More...
- struct sdma multi fifo config
 - SDMA multi fifo configurations. More...
- struct _sdma_sw_done_config
 - SDMA sw done configurations. More...
- struct _sdma_p2p_config
 - SDMA peripheral to peripheral R7 config. More...
- struct _sdma_transfer_config
 - SDMA transfer configuration. More...
- struct _sdma_buffer_descriptor
 - SDMA buffer descriptor structure. More...
- struct _sdma_channel_control
 - SDMA channel control descriptor structure. More...
- struct _sdma_context_data
 - SDMA context structure for each channel. More...
- struct sdma handle
 - SDMA transfer handle structure. More...

Typedefs

- typedef enum _sdma_transfer_size sdma_transfer_size_t SDMA transfer configuration.
- typedef enum sdma bd status sdma bd status t
- SDMA buffer descriptor status. typedef enum _sdma_bd_command sdma_bd_command_t
- SDMA buffer descriptor command.
- typedef enum
- _sdma_context_switch_mode sdma_context_switch_mode_t

```
SDMA context switch mode.
• typedef enum sdma clock ratio sdma clock ratio t
     SDMA core clock frequency ratio to the ARM DMA interface.

    typedef enum _sdma_transfer_type sdma_transfer_type_t

     SDMA transfer type.
• typedef enum sdma peripheral sdma peripheral t
     Peripheral type use SDMA.
• typedef enum _sdma_done_src sdma_done_src_t
     SDMA done source.
• typedef struct _sdma_config sdma_config_t
     SDMA global configuration structure.

    typedef struct

  _sdma_multi_fifo_config sdma_multi_fifo_config_t
     SDMA multi fifo configurations.
• typedef struct _sdma_sw_done_config_sdma_sw_done_config_t
     SDMA sw done configurations.

    typedef struct _sdma_p2p_config_sdma_p2p_config_t

     SDMA peripheral to peripheral R7 config.
• typedef struct
  _sdma_transfer_config_sdma_transfer_config_t
     SDMA transfer configuration.
• typedef struct
  sdma buffer descriptor sdma buffer descriptor t
     SDMA buffer descriptor structure.

    typedef struct

  sdma channel control sdma channel control t
     SDMA channel control descriptor structure.

    typedef struct _sdma_context_data sdma_context_data_t

     SDMA context structure for each channel.
• typedef void(* sdma_callback )(struct _sdma_handle *handle, void *userData, bool transferDone,
  uint32 t bdIndex)
     Define callback function for SDMA.
• typedef struct sdma handle sdma handle t
```

Enumerations

```
    enum _sdma_transfer_size {
        kSDMA_TransferSize1Bytes = 0x1U,
        kSDMA_TransferSize2Bytes = 0x2U,
        kSDMA_TransferSize3Bytes = 0x3U,
        kSDMA_TransferSize4Bytes = 0x0U }
        SDMA transfer configuration.
    enum _sdma_bd_status {
```

SDMA transfer handle structure.

```
kSDMA BDStatusDone = 0x1U,
 kSDMA_BDStatusWrap = 0x2U,
 kSDMA BDStatusContinuous = 0x4U,
 kSDMA_BDStatusInterrupt = 0x8U,
 kSDMA BDStatusError = 0x10U,
 kSDMA BDStatusLast,
 kSDMA_BDStatusExtend = 0x80U }
    SDMA buffer descriptor status.
enum _sdma_bd_command {
 kSDMA BDCommandSETDM = 0x1U,
 kSDMA\_BDCommandGETDM = 0x2U,
 kSDMA\_BDCommandSETPM = 0x4U,
 kSDMA BDCommandGETPM = 0x6U,
 kSDMA BDCommandSETCTX = 0x7U,
 kSDMA BDCommandGETCTX = 0x3U }
    SDMA buffer descriptor command.
enum _sdma_context_switch_mode {
 kSDMA ContextSwitchModeStatic = 0x0U,
 kSDMA_ContextSwitchModeDynamicLowPower,
 kSDMA_ContextSwitchModeDynamicWithNoLoop,
 kSDMA ContextSwitchModeDynamic }
    SDMA context switch mode.
enum _sdma_clock_ratio {
 kSDMA_HalfARMClockFreq = 0x0U,
 kSDMA_ARMClockFreq }
    SDMA core clock frequency ratio to the ARM DMA interface.
enum _sdma_transfer_type {
 kSDMA MemoryToMemory = 0x0U,
 kSDMA_PeripheralToMemory,
 kSDMA_MemoryToPeripheral,
 kSDMA PeripheralToPeripheral }
    SDMA transfer type.
enum sdma_peripheral {
 kSDMA_PeripheralTypeMemory = 0x0,
 kSDMA_PeripheralTypeUART,
 kSDMA_PeripheralTypeUART_SP,
 kSDMA_PeripheralTypeSPDIF,
 kSDMA_PeripheralNormal,
 kSDMA PeripheralNormal SP,
 kSDMA PeripheralMultiFifoPDM,
 kSDMA_PeripheralMultiFifoSaiRX,
 kSDMA_PeripheralMultiFifoSaiTX,
 kSDMA_PeripheralASRCM2P,
 kSDMA PeripheralASRCP2M,
 kSDMA_PeripheralASRCP2P }
    Peripheral type use SDMA.
```

```
• enum {
 kStatus_SDMA_ERROR = MAKE_STATUS(kStatusGroup_SDMA, 0),
 kStatus SDMA_Busy = MAKE_STATUS(kStatusGroup_SDMA, 1) }
    _sdma_transfer_status SDMA transfer status
• enum {
 kSDMA_MultiFifoWatermarkLevelMask = 0xFFFU,
 kSDMA_MultiFifoNumsMask = 0xFU,
 kSDMA_MultiFifoOffsetMask = 0xFU,
 kSDMA MultiFifoSwDoneMask = 0x1U,
 kSDMA MultiFifoSwDoneSelectorMask = 0xFU }
    _sdma_multi_fifo_mask SDMA multi fifo mask

    enum {

 kSDMA_MultiFifoWatermarkLevelShift = 0U,
 kSDMA_MultiFifoNumsShift = 12U,
 kSDMA_MultiFifoOffsetShift = 16U,
 kSDMA MultiFifoSwDoneShift = 23U,
 kSDMA_MultiFifoSwDoneSelectorShift = 24U }
    sdma multi fifo shift SDMA multi fifo shift
• enum {
 kSDMA_DoneChannel0 = 0U,
 kSDMA_DoneChannel1 = 1U,
 kSDMA DoneChannel2 = 2U,
 kSDMA_DoneChannel3 = 3U,
 kSDMA_DoneChannel4 = 4U,
 kSDMA_DoneChannel5 = 5U,
 kSDMA_DoneChannel6 = 6U,
 kSDMA DoneChannel7 = 7U }
    sdma done channel SDMA done channel
enum _sdma_done_src {
```

```
kSDMA DoneSrcSW = 0U.
kSDMA_DoneSrcHwEvent0U = 1U,
kSDMA DoneSrcHwEvent1U = 2U,
kSDMA_DoneSrcHwEvent2U = 3U,
kSDMA DoneSrcHwEvent3U = 4U,
kSDMA DoneSrcHwEvent4U = 5U,
kSDMA_DoneSrcHwEvent5U = 6U,
kSDMA_DoneSrCHwEvent6U = 7U
kSDMA DoneSrcHwEvent7U = 8U,
kSDMA_DoneSrcHwEvent8U = 9U,
kSDMA_DoneSrcHwEvent9U = 10U,
kSDMA DoneSrcHwEvent10U = 11U,
kSDMA_DoneSrcHwEvent11U = 12U,
kSDMA DoneSrcHwEvent12U = 13U,
kSDMA_DoneSrcHwEvent13U = 14U,
kSDMA DoneSrcHwEvent14U = 15U,
kSDMA DoneSrcHwEvent15U = 16U,
kSDMA_DoneSrcHwEvent16U = 17U,
kSDMA_DoneSrcHwEvent17U = 18U,
kSDMA DoneSrcHwEvent18U = 19U,
kSDMA_DoneSrcHwEvent19U = 20U,
kSDMA DoneSrcHwEvent20U = 21U,
kSDMA_DoneSrcHwEvent21U = 22U,
kSDMA DoneSrcHwEvent22U = 23U,
kSDMA DoneSrcHwEvent23U = 24U,
kSDMA_DoneSrcHwEvent24U = 25U,
kSDMA_DoneSrcHwEvent25U = 26U,
kSDMA DoneSrcHwEvent26U = 27U,
kSDMA DoneSrcHwEvent27U = 28U,
kSDMA DoneSrcHwEvent28U = 29U,
kSDMA_DoneSrcHwEvent29U = 30U,
kSDMA DoneSrcHwEvent30U = 31U,
kSDMA DoneSrcHwEvent31U = 32U }
  SDMA done source.
```

Driver version

• #define FSL_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 4, 2)) SDMA driver version.

SDMA initialization and de-initialization

- void SDMA_Init (SDMAARM_Type *base, const sdma_config_t *config)

 Initializes the SDMA peripheral.
- void SDMA_Deinit (SDMAARM_Type *base)

 Deinitializes the SDMA peripheral.

399

- void SDMA_GetDefaultConfig (sdma_config_t *config)
 - Gets the SDMA default configuration structure.
- void SDMA_ResetModule (SDMAARM_Type *base)

Sets all SDMA core register to reset status.

SDMA Channel Operation

- static void SDMA_EnableChannelErrorInterrupts (SDMAARM_Type *base, uint32_t channel) Enables the interrupt source for the SDMA error.
- static void SDMA_DisableChannelErrorInterrupts (SDMAARM_Type *base, uint32_t channel) Disables the interrupt source for the SDMA error.

SDMA Buffer Descriptor Operation

• void SDMA_ConfigBufferDescriptor (sdma_buffer_descriptor_t *bd, uint32_t srcAddr, uint32_t destAddr, sdma_transfer_size_t busWidth, size_t bufferSize, bool isLast, bool enableInterrupt, bool isWrap, sdma_transfer_type_t type)

Sets buffer descriptor contents.

SDMA Channel Transfer Operation

- static void SDMA_SetChannelPriority (SDMAARM_Type *base, uint32_t channel, uint8_t priority)
 - Set SDMA channel priority.
- static void SDMA_SetSourceChannel (SDMAARM_Type *base, uint32_t source, uint32_t channel-Mask)
 - Set SDMA request source mapping channel.
- static void SDMA_StartChannelSoftware (SDMAARM_Type *base, uint32_t channel)
 - Start a SDMA channel by software trigger.
- static void SDMA_StartChannelEvents (SDMAARM_Type *base, uint32_t channel) Start a SDMA channel by hardware events.
- static void SDMA_StopChannel (SDMAARM_Type *base, uint32_t channel) Stop a SDMA channel.
- void SDMA_SetContextSwitchMode (SDMAARM_Type *base, sdma_context_switch_mode_t mode)

Set the SDMA context switch mode.

SDMA Channel Status Operation

- static uint32_t SDMA_GetChannelInterruptStatus (SDMAARM_Type *base) Gets the SDMA interrupt status of all channels.
- static void SDMA_ClearChannelInterruptStatus (SDMAARM_Type *base, uint32_t mask) Clear the SDMA channel interrupt status of specific channels.
- static uint32_t SDMA_GetChannelStopStatus (SDMAARM_Type *base)

Gets the SDMA stop status of all channels.

- static void SDMA_ClearChannelStopStatus (SDMAARM_Type *base, uint32_t mask)

 Clear the SDMA channel stop status of specific channels.
- static uint32_t SDMA_GetChannelPendStatus (SDMAARM_Type *base)
 - Gets the SDMA channel pending status of all channels.
- static void SDMA_ClearChannelPendStatus (SDMAARM_Type *base, uint32_t mask)

Clear the SDMA channel pending status of specific channels.

• static uint32_t SDMA_GetErrorStatus (SDMAARM_Type *base)

Gets the SDMA channel error status.

• bool SDMA_GetRequestSourceStatus (SDMAARM_Type *base, uint32_t source)

Gets the SDMA request source pending status.

SDMA Transactional Operation

• void SDMA_CreateHandle (sdma_handle_t *handle, SDMAARM_Type *base, uint32_t channel, sdma_context_data_t *context)

Creates the SDMA handle.

• void SDMA_InstallBDMemory (sdma_handle_t *handle, sdma_buffer_descriptor_t *BDPool, uint32_t BDCount)

Installs the BDs memory pool into the SDMA handle.

- void SDMA_SetCallback (sdma_handle_t *handle, sdma_callback callback, void *userData)

 Installs a callback function for the SDMA transfer.
- void SDMA_SetMultiFifoConfig (sdma_transfer_config_t *config, uint32_t fifoNums, uint32_t fifoOffset)

multi fifo configurations.

- void SDMA_EnableSwDone (SDMAARM_Type *base, sdma_transfer_config_t *config, uint8_t sel, sdma_peripheral_t type)
 - enable sdma sw done feature.
- void SDMA_SetDoneConfig (SDMAARM_Type *base, sdma_transfer_config_t *config, sdma_peripheral_t type, sdma_done_src_t doneSrc)

sdma channel done configurations.

- void SDMA_LoadScript (SDMAARM_Type *base, uint32_t destAddr, void *srcAddr, size_-t bufferSizeBytes)
 - load script to sdma program memory.
- void SDMA_DumpScript (SDMAARM_Type *base, uint32_t srcAddr, void *destAddr, size_t bufferSizeBytes)

dump script from sdma program memory.

- static const char * SDMA_GetRamScriptVersion (SDMAARM_Type *base)

 Get RAM script version.
- void SDMA_PrepareTransfer (sdma_transfer_config_t *config, uint32_t srcAddr, uint32_t dest-Addr, uint32_t srcWidth, uint32_t destWidth, uint32_t bytesEachRequest, uint32_t transferSize, uint32_t eventSource, sdma_peripheral_t peripheral, sdma_transfer_type_t type)

Prepares the SDMA transfer structure.

- void SDMA_PrepareP2PTransfer (sdma_transfer_config_t *config, uint32_t srcAddr, uint32_t dest-Addr, uint32_t srcWidth, uint32_t destWidth, uint32_t bytesEachRequest, uint32_t transferSize, uint32_t eventSource, uint32_t eventSource1, sdma_peripheral_t peripheral, sdma_p2p_config_t *p2p)
 - Prepares the SDMA P2P transfer structure.
- void SDMA_SubmitTransfer (sdma_handle_t *handle, const sdma_transfer_config_t *config)

 Submits the SDMA transfer request.
- void SDMA_StartTransfer (sdma_handle_t *handle)

SDMA starts transfer.

void SDMA_StopTransfer (sdma_handle_t *handle)

SDMA stops transfer.

• void SDMA AbortTransfer (sdma handle t *handle)

SDMA aborts transfer.

Data Structure Documentation

- uint32_t SDMA_GetTransferredBytes (sdma_handle_t *handle)
 - Get transferred bytes while not using BD pools.
- bool SDMA_IsPeripheralInSPBA (uint32_t addr)
 - Judge if address located in SPBA.
- void SDMA HandleIRO (sdma handle t *handle)
 - SDMA IRQ handler for complete a buffer descriptor transfer.

20.3 Data Structure Documentation

20.3.1 struct _sdma_config

Data Fields

- bool enableRealTimeDebugPin
 - If enable real-time debug pin, default is closed to reduce power consumption.
- bool isSoftwareResetClearLock
 - If software reset clears the LOCK bit which prevent writing SDMA scripts into SDMA.
- sdma_clock_ratio_t ratio
 - SDMA core clock ratio to ARM platform DMA interface.

Field Documentation

- (1) bool _sdma_config::enableRealTimeDebugPin
- (2) bool sdma config::isSoftwareResetClearLock
- 20.3.2 struct sdma multi fifo config

Data Fields

- uint8_t fifoNums
 - fifo numbers
- uint8_t fifoOffset

offset between multi fifo data register address

20.3.3 struct sdma sw done config

Data Fields

- bool enableSwDone
 - true is enable sw done, false is disable
- uint8_t swDoneSel
 - sw done channel number per peripheral type

20.3.4 struct sdma_p2p_config

Data Fields

• uint8 t sourceWatermark

lower watermark value

• uint8 t destWatermark

higher water makr value

bool continuousTransfer

0: the amount of samples to be transferred is equal to the cont field of mode word 1: the amount of samples to be transferred is unknown and script will keep on transferring as long as both events are detected and script must be stopped by application.

Field Documentation

(1) bool _sdma_p2p_config::continuousTransfer

20.3.5 struct sdma transfer config

This structure configures the source/destination transfer attribute.

Data Fields

uint32_t srcAddr

Source address of the transfer.

• uint32 t destAddr

Destination address of the transfer.

• sdma transfer size t srcTransferSize

Source data transfer size.

• sdma_transfer_size_t destTransferSize

Destination data transfer size.

uint32_t bytesPerRequest

Bytes to transfer in a minor loop.

• uint32 t transferSzie

Bytes to transfer for this descriptor.

• uint32_t scriptAddr

SDMA script address located in SDMA ROM.

• uint32 t eventSource

Event source number for the channel.

• uint32 t eventSource1

event source 1

• bool isEventIgnore

True means software trigger, false means hardware trigger.

bool isSoftTriggerIgnore

If ignore the HE bit, 1 means use hardware events trigger, 0 means software trigger.

sdma_transfer_type_t type

Transfer type, transfer type used to decide the SDMA script.

sdma_multi_fifo_config_t multiFifo

multi fifo configurations

• sdma_sw_done_config_t swDone

sw done selector

• uint32_t watermarkLevel

watermark level

• uint32 t eventMask0

event mask 0

• uint32_t eventMask1

event mask 1

Field Documentation

- (1) sdma_transfer_size_t _sdma_transfer_config::srcTransferSize
- (2) sdma_transfer_size_t _sdma_transfer_config::destTransferSize
- (3) uint32_t _sdma_transfer_config::scriptAddr
- (4) uint32 t sdma transfer config::eventSource

0 means no event, use software trigger

(5) sdma_transfer_type_t _sdma_transfer_config::type

20.3.6 struct sdma buffer descriptor

This structure is a buffer descriptor, this structure describes the buffer start address and other options

Data Fields

- uint32_t count: 16
 - Bytes of the buffer length for this buffer descriptor.
- uint32_t status: 8
 - E,R,I,C,W,D status bits stored here.
- uint32 t command: 8
 - command mostlky used for channel 0
- uint32_t bufferAddr
 - Buffer start address for this descriptor.
- uint32_t extendBufferAddr

External buffer start address, this is an optional for a transfer.

Field Documentation

- (1) uint32_t _sdma_buffer_descriptor::count
- (2) uint32_t _sdma_buffer_descriptor::bufferAddr
- (3) uint32_t _sdma_buffer_descriptor::extendBufferAddr

20.3.7 struct sdma channel control

Data Fields

• uint32_t currentBDAddr

Address of current buffer descriptor processed.

uint32 t baseBDAddr

The start address of the buffer descriptor array.

• uint32_t channelDesc

Optional for transfer.

• uint32 t status

Channel status.

20.3.8 struct sdma context data

This structure can be load into SDMA core, with this structure, SDMA scripts can start work.

Data Fields

• uint32_t GeneralReg [8] 8 general regsiters used for SDMA RISC core

20.3.9 struct sdma handle

Data Fields

• sdma callback callback

Callback function for major count exhausted.

void * userData

Callback function parameter.

SDMAARM_Type * base

SDMA peripheral base address.

sdma_buffer_descriptor_t * BDPool

Pointer to memory stored BD arrays.

• uint32_t bdCount

How many buffer descriptor.

• uint32_t bdIndex

How many buffer descriptor.

• uint32_t eventSource

Event source count for the channel.

• uint32_t eventSource1

Event source 1 count for the channel.

sdma context data t * context

Channel context to exectute in SDMA.

• uint8 t channel

SDMA channel number.

• uint8_t priority

SDMA channel priority.

uint8_t flags

The status of the current channel.

Field Documentation

- (1) sdma_callback _sdma_handle::callback
- (2) void* sdma handle::userData
- (3) SDMAARM_Type* _sdma_handle::base
- (4) sdma buffer descriptor t* sdma handle::BDPool
- (5) uint8_t _sdma_handle::channel
- (6) uint8 t sdma handle::flags
- 20.4 Macro Definition Documentation
- 20.4.1 #define FSL_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 4, 2))

Version 2.4.2.

20.5 Typedef Documentation

- 20.5.1 typedef enum sdma_clock_ratio sdma_clock_ratio_t
- 20.5.2 typedef struct sdma_config_sdma_config_t
- 20.5.3 typedef struct sdma multi fifo config sdma multi fifo config t
- 20.5.4 typedef struct sdma sw done config sdma sw done config t
- 20.5.5 typedef struct sdma_transfer_config_sdma_transfer_config_t

This structure configures the source/destination transfer attribute.

20.5.6 typedef struct _sdma_buffer_descriptor sdma_buffer_descriptor_t

This structure is a buffer descriptor, this structure describes the buffer start address and other options

20.5.7 typedef struct sdma_context_data_sdma_context_data_t

This structure can be load into SDMA core, with this structure, SDMA scripts can start work.

20.5.8 typedef void(* sdma_callback)(struct _sdma_handle *handle, void *userData, bool transferDone, uint32_t bdlndex)

20.6 Enumeration Type Documentation

20.6.1 enum _sdma_transfer_size

Enumerator

kSDMA_TransferSize1Bytes
 kSDMA_TransferSize2Bytes
 kSDMA_TransferSize3Bytes
 kSDMA_TransferSize4Bytes
 Source/Destination data transfer size is 2 bytes every time.
 Source/Destination data transfer size is 3 bytes every time.
 kSDMA_TransferSize4Bytes
 Source/Destination data transfer size is 4 bytes every time.

20.6.2 enum sdma bd status

Enumerator

kSDMA_BDStatusDone BD ownership, 0 means ARM core owns the BD, while 1 means SDMA owns BD.

kSDMA_BDStatusWrap While this BD is last one, the next BD will be the first one.

kSDMA_BDStatusContinuous Buffer is allowed to transfer/receive to/from multiple buffers.

kSDMA_BDStatusInterrupt While this BD finished, send an interrupt.

kSDMA BDStatusError Error occurred on buffer descriptor command.

kSDMA_BDStatusLast This BD is the last BD in this array. It means the transfer ended after this buffer

kSDMA_BDStatusExtend Buffer descriptor extend status for SDMA scripts.

20.6.3 enum sdma bd command

Enumerator

kSDMA_BDCommandSETDM Load SDMA data memory from ARM core memory buffer.

Enumeration Type Documentation

kSDMA_BDCommandGETDM Copy SDMA data memory to ARM core memory buffer.

kSDMA_BDCommandSETPM Load SDMA program memory from ARM core memory buffer.

kSDMA_BDCommandGETPM Copy SDMA program memory to ARM core memory buffer.

kSDMA_BDCommandSETCTX Load context for one channel into SDMA RAM from ARM platform memory buffer.

kSDMA_BDCommandGETCTX Copy context for one channel from SDMA RAM to ARM platform memory buffer.

20.6.4 enum _sdma_context_switch_mode

Enumerator

kSDMA ContextSwitchModeStatic SDMA context switch mode static.

kSDMA_ContextSwitchModeDynamicLowPower SDMA context switch mode dynamic with low power.

kSDMA_ContextSwitchModeDynamicWithNoLoop SDMA context switch mode dynamic with no loop.

kSDMA_ContextSwitchModeDynamic SDMA context switch mode dynamic.

20.6.5 enum _sdma_clock_ratio

Enumerator

kSDMA_HalfARMClockFreq SDMA core clock frequency half of ARM platform. **kSDMA_ARMClockFreq** SDMA core clock frequency equals to ARM platform.

20.6.6 enum _sdma_transfer_type

Enumerator

kSDMA_Memory ToMemory Transfer from memory to memory.

kSDMA_PeripheralToMemory Transfer from peripheral to memory.

kSDMA_MemoryToPeripheral Transfer from memory to peripheral.

kSDMA_PeripheralToPeripheral Transfer from peripheral to peripheral.

20.6.7 enum sdma_peripheral

Enumerator

kSDMA_PeripheralTypeMemory Peripheral DDR memory.

Enumeration Type Documentation

kSDMA_PeripheralTypeUART UART use SDMA.

kSDMA_PeripheralTypeUART_SP UART instance in SPBA use SDMA.

kSDMA *PeripheralTypeSPDIF* SPDIF use SDMA.

kSDMA_PeripheralNormal Normal peripheral use SDMA.

kSDMA_PeripheralNormal_SP Normal peripheral in SPBA use SDMA.

kSDMA_PeripheralMultiFifoPDM multi fifo PDM

kSDMA_PeripheralMultiFifoSaiRX multi fifo sai rx use SDMA

kSDMA_PeripheralMultiFifoSaiTX multi fifo sai tx use SDMA

kSDMA PeripheralASRCM2P asrc m2p

kSDMA PeripheralASRCP2M asrc p2m

kSDMA_PeripheralASRCP2P asrc p2p

20.6.8 anonymous enum

Enumerator

kStatus_SDMA_ERROR SDMA context error.

kStatus SDMA Busy Channel is busy and can't handle the transfer request.

20.6.9 anonymous enum

Enumerator

kSDMA MultiFifoWatermarkLevelMask multi fifo watermark level mask

kSDMA_MultiFifoNumsMask multi fifo nums mask

kSDMA_MultiFifoOffsetMask multi fifo offset mask

kSDMA MultiFifoSwDoneMask multi fifo sw done mask

kSDMA_MultiFifoSwDoneSelectorMask multi fifo sw done selector mask

20.6.10 anonymous enum

Enumerator

kSDMA MultiFifoWatermarkLevelShift multi fifo watermark level shift

kSDMA_MultiFifoNumsShift multi fifo nums shift

kSDMA MultiFifoOffsetShift multi fifo offset shift

kSDMA MultiFifoSwDoneShift multi fifo sw done shift

kSDMA_MultiFifoSwDoneSelectorShift multi fifo sw done selector shift

20.6.11 anonymous enum

Enumerator

kSDMA DoneChannel0 SDMA done channel 0. **kSDMA DoneChannel1** SDMA done channel 1. **kSDMA_DoneChannel2** SDMA done channel 2. **kSDMA DoneChannel3** SDMA done channel 3. kSDMA DoneChannel4 SDMA done channel 4. **kSDMA DoneChannel5** SDMA done channel 5. **kSDMA DoneChannel6** SDMA done channel 6. **kSDMA DoneChannel7** SDMA done channel 7.

20.6.12 enum sdma done src

Enumerator

kSDMA DoneSrcSW software done **kSDMA DoneSrcHwEvent0U** HW event 0 is used for DONE event. kSDMA DoneSrcHwEvent1U HW event 1 is used for DONE event. **kSDMA DoneSrcHwEvent2U** HW event 2 is used for DONE event. kSDMA DoneSrcHwEvent3U HW event 3 is used for DONE event. **kSDMA_DoneSrcHwEvent4U** HW event 4 is used for DONE event. **kSDMA DoneSrcHwEvent5U** HW event 5 is used for DONE event. **kSDMA DoneSrCHwEvent6U** HW event 6 is used for DONE event. **kSDMA_DoneSrcHwEvent7U** HW event 7 is used for DONE event. **kSDMA DoneSrcHwEvent8U** HW event 8 is used for DONE event. **kSDMA DoneSrcHwEvent9U** HW event 9 is used for DONE event. **kSDMA DoneSrcHwEvent10U** HW event 10 is used for DONE event. **kSDMA** DoneSrcHwEvent11U HW event 11 is used for DONE event. kSDMA_DoneSrcHwEvent12U HW event 12 is used for DONE event. **kSDMA DoneSrcHwEvent13U** HW event 13 is used for DONE event. **kSDMA DoneSrcHwEvent14U** HW event 14 is used for DONE event. **kSDMA_DoneSrcHwEvent15U** HW event 15 is used for DONE event. **kSDMA DoneSrcHwEvent16U** HW event 16 is used for DONE event. kSDMA_DoneSrcHwEvent17U HW event 17 is used for DONE event. **kSDMA** DoneSrcHwEvent18U HW event 18 is used for DONE event. kSDMA_DoneSrcHwEvent19U HW event 19 is used for DONE event. kSDMA DoneSrcHwEvent20U HW event 20 is used for DONE event. **kSDMA** DoneSrcHwEvent21U HW event 21 is used for DONE event. kSDMA DoneSrcHwEvent22U HW event 22 is used for DONE event. kSDMA_DoneSrcHwEvent23U HW event 23 is used for DONE event. kSDMA DoneSrcHwEvent24U HW event 24 is used for DONE event. **kSDMA_DoneSrcHwEvent25U** HW event 25 is used for DONE event.

Function Documentation

```
kSDMA_DoneSrcHwEvent26U
kSDMA_DoneSrcHwEvent27U
kSDMA_DoneSrcHwEvent28U
kSDMA_DoneSrcHwEvent28U
kSDMA_DoneSrcHwEvent29U
kSDMA_DoneSrcHwEvent30U
kSDMA_DoneSrcHwEvent30U
kSDMA_DoneSrcHwEvent31U
HW event 26 is used for DONE event.
HW event 28 is used for DONE event.
HW event 29 is used for DONE event.
HW event 30 is used for DONE event.
HW event 31 is used for DONE event.
```

20.7 Function Documentation

20.7.1 void SDMA_Init (SDMAARM_Type * base, const sdma_config_t * config)

This function ungates the SDMA clock and configures the SDMA peripheral according to the configuration structure.

Parameters

base	SDMA peripheral base address.
config	A pointer to the configuration structure, see "sdma_config_t".

Note

This function enables the minor loop map feature.

20.7.2 void SDMA_Deinit (SDMAARM_Type * base)

This function gates the SDMA clock.

Parameters

base	SDMA peripheral base address.

20.7.3 void SDMA_GetDefaultConfig (sdma_config_t * config)

This function sets the configuration structure to default values. The default configuration is set to the following values.

```
* config.enableRealTimeDebugPin = false;
* config.isSoftwareResetClearLock = true;
* config.ratio = kSDMA_HalfARMClockFreq;
```

config	A pointer to the SDMA configuration structure.
--------	--

20.7.4 void SDMA ResetModule (SDMAARM Type * base)

If only reset ARM core, SDMA register cannot return to reset value, shall call this function to reset all SDMA register to reset value. But the internal status cannot be reset.

Parameters

base	SDMA peripheral base address.
------	-------------------------------

20.7.5 static void SDMA EnableChannelErrorInterrupts (SDMAARM Type * base, uint32 t channel) [inline], [static]

Enable this will trigger an interrupt while SDMA occurs error while executing scripts.

Parameters

base	SDMA peripheral base address.
channel	SDMA channel number.

20.7.6 static void SDMA DisableChannelErrorInterrupts (SDMAARM Type * base, uint32 t channel) [inline], [static]

Parameters

base	SDMA peripheral base address.
channel	SDMA channel number.

20.7.7 void SDMA ConfigBufferDescriptor (sdma_buffer_descriptor_t * bd, uint32 t srcAddr, uint32 t destAddr, sdma_transfer_size_t busWidth, size t bufferSize, bool isLast, bool enableInterrupt, bool isWrap, sdma_transfer_type_t type)

This function sets the descriptor contents such as source, dest address and status bits.

bd	Pointer to the buffer descriptor structure.
srcAddr	Source address for the buffer descriptor.
destAddr	Destination address for the buffer descriptor.
busWidth	The transfer width, it only can be a member of sdma_transfer_size_t.
bufferSize	Buffer size for this descriptor, this number shall less than 0xFFFF. If need to transfer a big size, shall divide into several buffer descriptors.
isLast	Is the buffer descriptor the last one for the channel to transfer. If only one descriptor used for the channel, this bit shall set to TRUE.
enableInterrupt	If trigger an interrupt while this buffer descriptor transfer finished.
isWrap	Is the buffer descriptor need to be wrapped. While this bit set to true, it will automatically wrap to the first buffer descriptor to do transfer.
type	Transfer type, memory to memory, peripheral to memory or memory to peripheral.

20.7.8 static void SDMA_SetChannelPriority (SDMAARM_Type * base, uint32_t channel, uint8 t priority) [inline], [static]

This function sets the channel priority. The default value is 0 for all channels, priority 0 will prevents channel from starting, so the priority must be set before start a channel.

Parameters

base	SDMA peripheral base address.
channel	SDMA channel number.
priority	SDMA channel priority.

static void SDMA SetSourceChannel (SDMAARM Type * base, uint32 t 20.7.9 source, uint32 t channelMask) [inline], [static]

This function sets which channel will be triggered by the dma request source.

Parameters

Function Documentation

base	SDMA peripheral base address.
source	SDMA dma request source number.
channelMask	SDMA channel mask. 1 means channel 0, 2 means channel 1, 4 means channel 3. SDMA supports an event trigger multi-channel. A channel can also be triggered by several source events.

20.7.10 static void SDMA_StartChannelSoftware (SDMAARM_Type * base, uint32_t channel) [inline], [static]

This function start a channel.

Parameters

base	SDMA peripheral base address.
channel	SDMA channel number.

20.7.11 static void SDMA_StartChannelEvents (SDMAARM_Type * base, uint32_t channel) [inline], [static]

This function start a channel.

Parameters

base	SDMA peripheral base address.
channel	SDMA channel number.

20.7.12 static void SDMA_StopChannel (SDMAARM_Type * base, uint32_t channel) [inline], [static]

This function stops a channel.

Parameters

base	SDMA peripheral base address.
------	-------------------------------

channel SD	OMA channel number.
------------	---------------------

20.7.13 void SDMA_SetContextSwitchMode (SDMAARM_Type * base, sdma_context_switch_mode_t mode)

Parameters

base	SDMA peripheral base address.
mode	SDMA context switch mode.

20.7.14 static uint32 t SDMA GetChannelInterruptStatus (SDMAARM Type * base) [inline], [static]

Parameters

base	SDMA peripheral base address.
------	-------------------------------

Returns

The interrupt status for all channels. Check the relevant bits for specific channel.

20.7.15 static void SDMA ClearChannelInterruptStatus (SDMAARM Type * base, uint32 t mask) [inline], [static]

Parameters

base	SDMA peripheral base address.
mask	The interrupt status need to be cleared.

20.7.16 static uint32_t SDMA_GetChannelStopStatus (SDMAARM_Type * base) [inline], [static]

base	SDMA peripheral base address.
------	-------------------------------

Returns

The stop status for all channels. Check the relevant bits for specific channel.

20.7.17 static void SDMA_ClearChannelStopStatus (SDMAARM_Type * base, uint32 t mask) [inline], [static]

Parameters

base	SDMA peripheral base address.
mask	The stop status need to be cleared.

20.7.18 static uint32_t SDMA_GetChannelPendStatus (SDMAARM_Type * base) [inline], [static]

Parameters

base	SDMA peripheral base address.
------	-------------------------------

Returns

The pending status for all channels. Check the relevant bits for specific channel.

20.7.19 static void SDMA_ClearChannelPendStatus (SDMAARM_Type * base, uint32 t mask) [inline], [static]

Parameters

base	SDMA peripheral base address.

20.7.20 static uint32 t SDMA GetErrorStatus (SDMAARM Type * base) [inline], [static]

SDMA channel error flag is asserted while an incoming DMA request was detected and it triggers a channel that is already pending or being serviced. This probably means there is an overflow of data for that channel.

Parameters

base	SDMA peripheral base address.
------	-------------------------------

Returns

The error status for all channels. Check the relevant bits for specific channel.

20.7.21 bool SDMA GetRequestSourceStatus (SDMAARM Type * base, uint32 t source)

Parameters

base	SDMA peripheral base address.
source	DMA request source number.

Returns

True means the request source is pending, otherwise not pending.

20.7.22 void SDMA CreateHandle (sdma_handle_t * handle, SDMAARM Type * base, uint32 t channel, sdma_context_data_t * context)

This function is called if using the transactional API for SDMA. This function initializes the internal state of the SDMA handle.

handle	SDMA handle pointer. The SDMA handle stores callback function and parameters.
base	SDMA peripheral base address.
channel	SDMA channel number.
context	Context structure for the channel to download into SDMA. Users shall make sure the context located in a non-cacheable memory, or it will cause SDMA run fail. Users shall not touch the context contents, it only be filled by SDMA driver in SDMA_SubmitTransfer function.

20.7.23 void SDMA InstallBDMemory (sdma_handle_t * handle, sdma_buffer_descriptor_t * BDPool, uint32 t BDCount)

This function is called after the SDMA_CreateHandle to use multi-buffer feature.

Parameters

handle	SDMA handle pointer.
BDPool	A memory pool to store BDs. It must be located in non-cacheable address.
BDCount	The number of BD slots.

20.7.24 void SDMA SetCallback (sdma_handle_t * handle, sdma_callback callback, void * userData)

This callback is called in the SDMA IRQ handler. Use the callback to do something after the current major loop transfer completes.

Parameters

handle	SDMA handle pointer.
callback	SDMA callback function pointer.
userData	A parameter for the callback function.

20.7.25 void SDMA_SetMultiFifoConfig (sdma_transfer_config_t * config, uint32_t fifoNums, uint32 t fifoOffset)

This api is used to support multi fifo for SDMA, if user want to get multi fifo data, then this api shoule be called before submit transfer.

config	transfer configurations.
fifoNums	fifo numbers that multi fifo operation perform, support up to 15 fifo numbers.
fifoOffset	fifoOffset = fifo address offset / sizeof(uint32_t) - 1.

20.7.26 void SDMA EnableSwDone (SDMAARM Type * base, sdma_transfer_config_t * config, uint8_t sel, sdma_peripheral_t type)

Deprecated Do not use this function. It has been superceded by SDMA_SetDoneConfig.

Parameters

base	SDMA base.
config	transfer configurations.
sel	sw done selector.
type	peripheral type is used to determine the corresponding peripheral sw done selector bit.

20.7.27 void SDMA SetDoneConfig (SDMAARM Type * base, sdma_transfer-_config_t * config, sdma_peripheral_t type, sdma_done_src_t doneSrc

Parameters

base	SDMA base.
config	transfer configurations.
type	peripheral type.
doneSrc	reference sdma_done_src_t.

20.7.28 void SDMA LoadScript (SDMAARM Type * base, uint32 t destAddr, void * srcAddr, size t bufferSizeBytes)

base	SDMA base.
destAddr	dest script address, should be SDMA program memory address.
srcAddr	source address of target script.
bufferSizeBytes	bytes size of script.

20.7.29 void SDMA_DumpScript (SDMAARM_Type * base, uint32_t srcAddr, void * destAddr, size t bufferSizeBytes)

Parameters

base	SDMA base.
srcAddr	should be SDMA program memory address.
destAddr	address to store scripts.
bufferSizeBytes	bytes size of script.

20.7.30 static const char* SDMA GetRamScriptVersion (SDMAARM Type * base) [inline], [static]

Parameters

base	SDMA base.

Returns

The script version of RAM.

20.7.31 void SDMA PrepareTransfer (sdma_transfer_config_t * config, uint32 t srcAddr, uint32 t destAddr, uint32 t srcWidth, uint32 t destWidth, uint32 t bytesEachRequest, uint32 t transferSize, uint32 t eventSource, sdma peripheral t peripheral, sdma transfer type t type)

This function prepares the transfer configuration structure according to the user input.

config	The user configuration structure of type sdma_transfer_t.
srcAddr	SDMA transfer source address.
destAddr	SDMA transfer destination address.
srcWidth	SDMA transfer source address width(bytes).
destWidth	SDMA transfer destination address width(bytes).
bytesEach-	SDMA transfer bytes per channel request.
Request	
transferSize	SDMA transfer bytes to be transferred.
eventSource	Event source number for the transfer, if use software trigger, just write 0.
peripheral	Peripheral type, used to decide if need to use some special scripts.
type	SDMA transfer type. Used to decide the correct SDMA script address in SDMA
	ROM.

Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error.

20.7.32 void SDMA PrepareP2PTransfer (sdma_transfer_config_t * config, uint32_t srcAddr, uint32_t destAddr, uint32_t srcWidth, uint32_t destWidth, uint32 t bytesEachRequest, uint32 t transferSize, uint32 t eventSource, uint32 t eventSource1, sdma_peripheral_t peripheral, $sdma_p2p_config_t * p2p$)

This function prepares the transfer configuration structure according to the user input.

Parameters

config	The user configuration structure of type sdma_transfer_t.
srcAddr	SDMA transfer source address.
destAddr	SDMA transfer destination address.

Function Documentation

srcWidth	SDMA transfer source address width(bytes).
destWidth	SDMA transfer destination address width(bytes).
bytesEach-	SDMA transfer bytes per channel request.
Request	
transferSize	SDMA transfer bytes to be transferred.
eventSource	Event source number for the transfer.
eventSource1	Event source1 number for the transfer.
peripheral	Peripheral type, used to decide if need to use some special scripts.
p2p	sdma p2p configuration pointer.

Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error.

20.7.33 void SDMA_SubmitTransfer (sdma_handle_t * handle, const sdma_transfer_config_t * config_)

This function submits the SDMA transfer request according to the transfer configuration structure.

Parameters

handle	SDMA handle pointer.
config	Pointer to SDMA transfer configuration structure.

20.7.34 void SDMA_StartTransfer ($sdma_handle_t*handle$)

This function enables the channel request. Users can call this function after submitting the transfer request or before submitting the transfer request.

Parameters

handle	SDMA handle pointer.
--------	----------------------

20.7.35 void SDMA_StopTransfer (sdma_handle_t * handle)

This function disables the channel request to pause the transfer. Users can call SDMA_StartTransfer() again to resume the transfer.

handle	SDMA handle pointer.
--------	----------------------

20.7.36 void SDMA AbortTransfer (sdma_handle_t * handle)

This function disables the channel request and clear transfer status bits. Users can submit another transfer after calling this API.

Parameters

handle	DMA handle pointer.
--------	---------------------

20.7.37 uint32 t SDMA GetTransferredBytes (sdma_handle_t * handle)

This function returns the buffer descriptor count value if not using buffer descriptor. While do a simple transfer, which only uses one descriptor, the SDMA driver inside handle the buffer descriptor. In uart receive case, it can tell users how many data already received, also it can tells users how many data transfferd while error occurred. Notice, the count would not change while transfer is on-going using default SDMA script.

Parameters

handle	DMA handle pointer.

Returns

Transferred bytes.

20.7.38 bool SDMA IsPeripheralInSPBA (uint32 t addr)

Parameters

addr	Address which need to judge.
------	------------------------------

Function Documentation

Return values

True	means located in SPBA, false means not.
------	---

20.7.39 void SDMA_HandleIRQ ($sdma_handle_t * handle$)

This function clears the interrupt flags and also handle the CCB for the channel.

Parameters

handle SDMA handle pointer.

Chapter 21

SEMA4: Hardware Semaphores Driver

21.1 **Overview**

The MCUXpresso SDK provides a driver for the SEMA4 module of MCUXpresso SDK devices.

Macros

• #define SEMA4_GATE_NUM_RESET_ALL (64U)

The number to reset all SEMA4 gates.

• #define SEMA4_GATEn(base, n) (((volatile uint8_t *)(&((base)->Gate00)))[(n)]) SEMA4 gate n register address.

Functions

• void SEMA4 Init (SEMA4 Type *base)

Initializes the SEMA4 module.

• void SEMA4_Deinit (SEMA4_Type *base)

De-initializes the SEMA4 module.

• status_t SEMA4_TryLock (SEMA4_Type *base, uint8_t gateNum, uint8_t procNum)

Tries to lock the SEMA4 gate.

• void SEMA4_Lock (SEMA4_Type *base, uint8_t gateNum, uint8_t procNum)

Locks the SEMA4 gate.

• static void SEMA4_Unlock (SEMA4_Type *base, uint8_t gateNum)

Unlocks the SEMA4 gate.

static int32_t SEMA4_GetLockProc (SEMA4_Type *base, uint8_t gateNum)

Gets the status of the SEMA4 gate.

• status_t SEMA4_ResetGate (SEMA4_Type *base, uint8_t gateNum)

Resets the SEMA4 gate to an unlocked status.

• static status_t SEMA4_ResetAllGates (SEMA4_Type *base)

Resets all SEMA4 gates to an unlocked status.

• static void SEMA4_EnableGateNotifyInterrupt (SEMA4_Type *base, uint8_t procNum, uint32_t

Enable the gate notification interrupt.

• static void SEMA4_DisableGateNotifyInterrupt (SEMA4_Type *base, uint8_t procNum, uint32_t

Disable the gate notification interrupt.

• static uint32_t SEMA4_GetGateNotifyStatus (SEMA4_Type *base, uint8_t procNum)

Get the gate notification flags.

status_t SEMA4_ResetGateNotify (SEMA4_Type *base, uint8_t gateNum)

Resets the SEMA4 gate IRQ notification.

• static status_t SEMA4_ResetAllGateNotify (SEMA4_Type *base)

Resets all SEMA4 gates IRQ notification.

Driver version

• #define FSL_SEMA4_DRIVER_VERSION (MAKE_VERSION(2, 0, 3)) SEMA4 driver version.

21.2 **Macro Definition Documentation**

21.2.1 #define SEMA4 GATE NUM RESET ALL (64U)

21.3 **Function Documentation**

21.3.1 void SEMA4 Init (SEMA4 Type * base)

This function initializes the SEMA4 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either SEMA4_-ResetGate or SEMA4_ResetAllGates function.

Parameters

base	SEMA4 peripheral base address.
------	--------------------------------

21.3.2 void SEMA4 Deinit (SEMA4 Type * base)

This function de-initializes the SEMA4 module. It only disables the clock.

Parameters

base	SEMA4 peripheral base address.

21.3.3 status_t SEMA4 TryLock (SEMA4 Type * base, uint8 t gateNum, uint8 t procNum)

This function tries to lock the specific SEMA4 gate. If the gate has been locked by another processor, this function returns an error code.

Parameters

base	SEMA4 peripheral base address.

Function Documentation

gateNum	Gate number to lock.
procNum	Current processor number.

Return values

kStatus_Success	Lock the sema4 gate successfully.
kStatus_Fail	Sema4 gate has been locked by another processor.

21.3.4 void SEMA4 Lock (SEMA4 Type * base, uint8 t gateNum, uint8 t procNum)

This function locks the specific SEMA4 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

Parameters

base	SEMA4 peripheral base address.
gateNum	Gate number to lock.
procNum	Current processor number.

21.3.5 static void SEMA4_Unlock (SEMA4_Type * base, uint8_t gateNum) [inline], [static]

This function unlocks the specific SEMA4 gate. It only writes unlock value to the SEMA4 gate register. However, it does not check whether the SEMA4 gate is locked by the current processor or not. As a result, if the SEMA4 gate is not locked by the current processor, this function has no effect.

Parameters

base	SEMA4 peripheral base address.
gateNum	Gate number to unlock.

21.3.6 static int32 t SEMA4 GetLockProc (SEMA4 Type * base, uint8 t gateNum) [inline], [static]

This function checks the lock status of a specific SEMA4 gate.

base	SEMA4 peripheral base address.
gateNum	Gate number.

Returns

Return -1 if the gate is unlocked, otherwise return the processor number which has locked the gate.

21.3.7 status_t SEMA4 ResetGate (SEMA4 Type * base, uint8 t gateNum)

This function resets a SEMA4 gate to an unlocked status.

Parameters

base	SEMA4 peripheral base address.
gateNum	Gate number.

Return values

kStatus_Success	SEMA4 gate is reset successfully.
kStatus_Fail	Some other reset process is ongoing.

21.3.8 static status_t SEMA4_ResetAllGates (SEMA4_Type * base) [inline], [static]

This function resets all SEMA4 gate to an unlocked status.

Parameters

base	SEMA4 peripheral base address.
------	--------------------------------

Return values

kStatus_Success	SEMA4 is reset successfully.
-----------------	------------------------------

kStatus_Fail	Some other reset process is ongoing.
--------------	--------------------------------------

21.3.9 static void SEMA4 EnableGateNotifyInterrupt (SEMA4 Type * base, uint8 t procNum, uint32 t mask) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

Parameters

base	SEMA4 peripheral base address.
procNum	Current processor number.
mask	OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate
	1.

21.3.10 static void SEMA4 DisableGateNotifyInterrupt (SEMA4 Type * base, uint8 t procNum, uint32 t mask) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

Parameters

base	SEMA4 peripheral base address.
procNum	Current processor number.
mask	OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate
	1.

21.3.11 static uint32_t SEMA4_GetGateNotifyStatus (SEMA4_Type * base, uint8_t procNum) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle. The status flags are cleared automatically when the gate is locked by current core or locked again before the other core.

base	SEMA4 peripheral base address.
procNum	Current processor number.

Returns

OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate 1 flags are pending.

21.3.12 status_t SEMA4_ResetGateNotify (SEMA4_Type * base, uint8_t gateNum

This function resets a SEMA4 gate IRQ notification.

Parameters

base	SEMA4 peripheral base address.
gateNum	Gate number.

Return values

kStatus_Success	Reset successfully.
kStatus_Fail	Some other reset process is ongoing.

21.3.13 static status_t SEMA4 ResetAllGateNotify (SEMA4 Type * base) [inline], [static]

This function resets all SEMA4 gate IRQ notifications.

Parameters

_			
	base	SEMA4 peripheral base address.	

Return values

Function Documentation

kStatus_Success	Reset successfully.
kStatus_Fail	Some other reset process is ongoing.

Chapter 22

TMU: Thermal Management Unit Driver

22.1 Overview

The MCUXpresso SDK provides a peripheral driver for the thermal management unit (TMU) module of MCUXpresso SDK devices.

22.2 Typical use case

22.2.1 Monitor and report Configuration

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/tmu

Data Structures

- struct _tmu_thresold_config configuration for TMU thresold. More...
- struct _tmu_interrupt_status TMU interrupt status. More...
- struct _tmu_config

Configuration for TMU module. More...

Macros

• #define FSL_TMU_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

TMU driver version.

Typedefs

- typedef struct _tmu_thresold_config tmu_thresold_config_t configuration for TMU thresold.
- typedef struct

```
_tmu_interrupt_status tmu_interrupt_status_t 
TMU interrupt status.
```

typedef enum

_tmu_average_low_pass_filter tmu_average_low_pass_filter_t Average low pass filter setting.

• typedef enum _tmu_amplifier_gain tmu_amplifier_gain_t

Amplifier gain setting.

typedef enum

_tmu_amplifier_reference_voltage tmu_amplifier_reference_voltage_t Amplifier reference voltage setting.

• typedef struct _tmu_config tmu_config_t

Configuration for TMU module.

Enumerations

```
enum _tmu_interrupt_enable {
  kTMU ImmediateTemperatureInterruptEnable,
 kTMU AverageTemperatureInterruptEnable,
 kTMU_AverageTemperatureCriticalInterruptEnable }
    TMU interrupt enable.
enum _tmu_interrupt_status_flags {
  kTMU_ImmediateTemperatureStatusFlags = TMU_TIDR_ITTE_MASK,
 kTMU_AverageTemperatureStatusFlags = TMU_TIDR_ATTE_MASK,
 kTMU AverageTemperatureCriticalStatusFlags }
    TMU interrupt status flags.
enum _tmu_average_low_pass_filter {
  kTMU AverageLowPassFilter1 0 = 0U,
  kTMU_AverageLowPassFilter0_5 = 1U,
 kTMU_AverageLowPassFilter0_25 = 2U,
  kTMU_AverageLowPassFilter0_125 = 3U }
    Average low pass filter setting.
enum _tmu_amplifier_gain {
  kTMU_AmplifierGain6_34 = 0U,
 kTMU_AmplifierGain6_485 = 1U,
 kTMU_AmplifierGain6_63 = 2U,
 kTMU_AmplifierGain6_775 = 3U,
 kTMU_AmplifierGain6_92 = 4U,
 kTMU AmplifierGain 7.065 = 5U,
 kTMU AmplifierGain7 21 = 6U,
 kTMU_AmplifierGain7_355 = 7U,
 kTMU_AmplifierGain7_5 = 8U,
 kTMU AmplifierGain7 645 = 9U,
 kTMU AmplifierGain779 = 10U,
 kTMU_AmplifierGain7_935 = 11U,
 kTMU_AmplifierGain8_08 = 12U,
 kTMU AmplifierGain8 225 = 13U,
 kTMU AmplifierGain8 37 = 14U,
 kTMU_AmplifierGain8_515 = 15U }
    Amplifier gain setting.
enum _tmu_amplifier_reference_voltage {
```

```
kTMU AmplifierReferenceVoltage510 = 0U.
kTMU_AmplifierReferenceVoltage517_5 = 1U,
kTMU AmplifierReferenceVoltage525 = 2U,
kTMU_AmplifierReferenceVoltage532_5 = 3U,
kTMU AmplifierReferenceVoltage540 = 4U,
kTMU AmplifierReferenceVoltage547 5 = 5U,
kTMU_AmplifierReferenceVoltage555 = 6U,
kTMU_AmplifierReferenceVoltage562_5 = 7U,
kTMU AmplifierReferenceVoltage570 = 8U,
kTMU_AmplifierReferenceVoltage577_5 = 9U,
kTMU_AmplifierReferenceVoltage585 = 10U,
kTMU AmplifierReferenceVoltage592 5 = 11U,
kTMU_AmplifierReferenceVoltage600 = 12U,
kTMU AmplifierReferenceVoltage607 5 = 13U,
kTMU_AmplifierReferenceVoltage615 = 14U,
kTMU AmplifierReferenceVoltage622 5 = 15U,
kTMU AmplifierReferenceVoltage630 = 16U,
kTMU_AmplifierReferenceVoltage637_5 = 17U,
kTMU_AmplifierReferenceVoltage645 = 18U,
kTMU AmplifierReferenceVoltage652 5 = 19U,
kTMU_AmplifierReferenceVoltage660 = 20U,
kTMU AmplifierReferenceVoltage667 5 = 21U,
kTMU_AmplifierReferenceVoltage675 = 22U,
kTMU AmplifierReferenceVoltage682 5 = 23U,
kTMU AmplifierReferenceVoltage690 = 24U,
kTMU_AmplifierReferenceVoltage697_5 = 25U,
kTMU_AmplifierReferenceVoltage705 = 26U,
kTMU AmplifierReferenceVoltage712 5 = 27U,
kTMU AmplifierReferenceVoltage720 = 28U,
kTMU AmplifierReferenceVoltage727 5 = 29U,
kTMU_AmplifierReferenceVoltage735 = 30U,
kTMU AmplifierReferenceVoltage742 5 = 31U }
  Amplifier reference voltage setting.
```

Functions

- void TMU_Init (TMU_Type *base, const tmu_config_t *config)

 Enable the access to TMU registers and Initialize TMU module.
- void TMU_Deinit (TMU_Type *base)

De-initialize TMU module and Disable the access to DCDC registers.

- void TMU_GetDefaultConfig (tmu_config_t *config)
 - Gets the default configuration for TMU.
- static void TMU_Enable (TMU_Type *base, bool enable) Enable/Disable monitoring the temperature sensor.
- static void TMU_EnableInterrupts (TMU_Type *base, uint32_t mask)

 Enable the TMU interrupts.
- static void TMU_DisableInterrupts (TMU_Type *base, uint32_t mask)

Disable the TMU interrupts.

- void TMU_GetInterruptStatusFlags (TMU_Type *base, tmu_interrupt_status_t *status) Get interrupt status flags.
- void TMU_ClearInterruptStatusFlags (TMU_Type *base, uint32_t mask)

Clear interrupt status flags.

- status_t TMU_GetImmediateTemperature (TMU_Type *base, uint32_t *temperature)

 Get the last immediate temperature at site.
- status_t TMU_GetAverageTemperature (TMU_Type *base, uint32_t *temperature)

 Get the last average temperature at site.
- void TMU_SetHighTemperatureThresold (TMU_Type *base, const tmu_thresold_config_t *config) Configure the high temperature thresold value and enable/disable relevant thresold.

22.3 Data Structure Documentation

22.3.1 struct tmu thresold config

Data Fields

• bool immediateThresoldEnable

Enable high temperature immediate threshold.

bool AverageThresoldEnable

Enable high temperature average threshold.

• bool AverageCriticalThresoldEnable

Enable high temperature average critical threshold.

uint8_t immediateThresoldValue

Range:10U-125U.

• uint8_t averageThresoldValue

Range:10U-125U.

• uint8_t averageCriticalThresoldValue

Range:10U-125U.

Field Documentation

- (1) bool tmu thresold config::immediateThresoldEnable
- (2) bool _tmu_thresold_config::AverageThresoldEnable
- (3) bool _tmu_thresold_config::AverageCriticalThresoldEnable
- (4) uint8_t _tmu_thresold_config::immediateThresoldValue

Valid when corresponding threshold is enabled. High temperature immediate threshold value. Determines the current upper temperature threshold, for any enabled monitored site.

(5) uint8 t tmu thresold config::averageThresoldValue

Valid when corresponding threshold is enabled. High temperature average threshold value. Determines the average upper temperature threshold, for any enabled monitored site.

(6) uint8_t _tmu_thresold_config::averageCriticalThresoldValue

Valid when corresponding threshold is enabled. High temperature average critical threshold value. Determines the average upper critical temperature threshold, for any enabled monitored site.

22.3.2 struct tmu interrupt status

Data Fields

uint32_t interruptDetectMask
 The mask of interrupt status flags.

Field Documentation

(1) uint32_t _tmu_interrupt_status::interruptDetectMask

Refer to "_tmu_interrupt_status_flags" enumeration.

22.3.3 struct _tmu_config

Data Fields

• tmu_average_low_pass_filter_t averageLPF

The average temperature is calculated as: ALPF x Current_Temp + (1 - ALPF) x Average_Temp.

Field Documentation

(1) tmu_average_low_pass_filter_t _tmu_config::averageLPF

For proper operation, this field should only change when monitoring is disabled.

22.4 Macro Definition Documentation

22.4.1 #define FSL_TMU_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

Version 2.1.1.

22.5 Enumeration Type Documentation

22.5.1 enum _tmu_interrupt_enable

Enumerator

kTMU_ImmediateTemperatureInterruptEnable Immediate temperature threshold exceeded interrupt enable.

Enumeration Type Documentation

kTMU_AverageTemperatureInterruptEnable Average temperature threshold exceeded interrupt enable.

kTMU_AverageTemperatureCriticalInterruptEnable Average temperature critical threshold exceeded interrupt enable. >

22.5.2 enum _tmu_interrupt_status_flags

Enumerator

kTMU_ImmediateTemperatureStatusFlags Immediate temperature threshold exceeded(ITTE).

kTMU_AverageTemperatureStatusFlags Average temperature threshold exceeded(ATTE).

kTMU_AverageTemperatureCriticalStatusFlags Average temperature critical threshold exceeded. (ATCTE)

22.5.3 enum _tmu_average_low_pass_filter

Enumerator

kTMU_AverageLowPassFilter1_0 Average low pass filter = 1.

kTMU_AverageLowPassFilter0_5 Average low pass filter = 0.5.

kTMU_AverageLowPassFilter0_25 Average low pass filter = 0.25.

kTMU_AverageLowPassFilter0_125 Average low pass filter = 0.125.

22.5.4 enum tmu amplifier gain

Enumerator

kTMU_AmplifierGain6_34 TMU amplifier gain voltage 6.34mV.

kTMU_AmplifierGain6_485 TMU amplifier gain voltage 6.485mV.

kTMU AmplifierGain6 63 TMU amplifier gain voltage 6.63mV.

kTMU_AmplifierGain6_775 TMU amplifier gain voltage 6.775mV.

kTMU_AmplifierGain6_92 TMU amplifier gain voltage 6.92mV.

kTMU AmplifierGain 7 065 TMU amplifier gain voltage 7.065mV.

kTMU_AmplifierGain7_21 TMU amplifier gain voltage 7.21mV.

kTMU_AmplifierGain7_355 TMU amplifier gain voltage 7.355mV.

kTMU_AmplifierGain7_5 TMU amplifier gain voltage 7.5mV.

kTMU_AmplifierGain7_645 TMU amplifier gain voltage 7.645mV.

kTMU AmplifierGain 779 TMU amplifier gain voltage 7.79mV.

kTMU_AmplifierGain7_935 TMU amplifier gain voltage 7.935mV.

kTMU_AmplifierGain8_08 TMU amplifier gain voltage 8.08mV(default).

kTMU AmplifierGain8 225 TMU amplifier gain voltage 8.225mV.

kTMU_AmplifierGain8_37 TMU amplifier gain voltage 8.37mV. kTMU_AmplifierGain8_515 TMU amplifier gain voltage 8.515mV.

22.5.5 enum tmu_amplifier_reference_voltage

Enumerator

```
kTMU_AmplifierReferenceVoltage510 TMU amplifier reference voltage 510mV.
kTMU_AmplifierReferenceVoltage517_5 TMU amplifier reference voltage 517.5mV.
kTMU_AmplifierReferenceVoltage525 TMU amplifier reference voltage 525mV.
kTMU_AmplifierReferenceVoltage532_5 TMU amplifier reference voltage 532.5mV.
kTMU AmplifierReferenceVoltage540 TMU amplifier reference voltage 540mV.
kTMU_AmplifierReferenceVoltage547_5 TMU amplifier reference voltage 547.5mV.
kTMU_AmplifierReferenceVoltage555 TMU amplifier reference voltage 555mV.
kTMU AmplifierReferenceVoltage562 5 TMU amplifier reference voltage 562.5mV.
kTMU_AmplifierReferenceVoltage570 TMU amplifier reference voltage 570mV.
kTMU_AmplifierReferenceVoltage577_5 TMU amplifier reference voltage 577.5mV.
kTMU AmplifierReferenceVoltage585 TMU amplifier reference voltage 585mV.
kTMU_AmplifierReferenceVoltage592_5 TMU amplifier reference voltage 592.5mV.
kTMU AmplifierReferenceVoltage600 TMU amplifier reference voltage 600mV.
kTMU_AmplifierReferenceVoltage607_5 TMU amplifier reference voltage 607.5mV.
kTMU_AmplifierReferenceVoltage615 TMU amplifier reference voltage 615mV.
kTMU_AmplifierReferenceVoltage622_5 TMU amplifier reference voltage 622.5mV.
kTMU_AmplifierReferenceVoltage630 TMU amplifier reference voltage 630mV.
kTMU_AmplifierReferenceVoltage637_5 TMU amplifier reference voltage 637.5mV.
kTMU_AmplifierReferenceVoltage645 TMU amplifier reference voltage 645mV.
kTMU AmplifierReferenceVoltage652 5 TMU amplifier reference voltage 652.5mV(default).
kTMU AmplifierReferenceVoltage660 TMU amplifier reference voltage 660mV.
kTMU_AmplifierReferenceVoltage667_5 TMU amplifier reference voltage 667.5mV.
kTMU_AmplifierReferenceVoltage675 TMU amplifier reference voltage 675mV.
kTMU_AmplifierReferenceVoltage682_5 TMU amplifier reference voltage 682.5mV.
kTMU_AmplifierReferenceVoltage690 TMU amplifier reference voltage 690mV.
kTMU_AmplifierReferenceVoltage697_5 TMU amplifier reference voltage 697.5mV.
kTMU_AmplifierReferenceVoltage705 TMU amplifier reference voltage 705mV.
kTMU AmplifierReferenceVoltage712 5 TMU amplifier reference voltage 712.5mV.
kTMU_AmplifierReferenceVoltage720 TMU amplifier reference voltage 720mV.
kTMU_AmplifierReferenceVoltage727_5 TMU amplifier reference voltage 727.5mV.
kTMU AmplifierReferenceVoltage735 TMU amplifier reference voltage 735mV.
kTMU AmplifierReferenceVoltage742 5 TMU amplifier reference voltage 742.5mV.
```

22.6 **Function Documentation**

void TMU Init (TMU Type * base, const tmu_config_t * config_) 22.6.1

base	TMU peripheral base address.
config	Pointer to configuration structure. Refer to "tmu_config_t" structure.

22.6.2 void TMU_Deinit (TMU_Type * base)

Parameters

base	TMU peripheral base address.
------	------------------------------

22.6.3 void TMU_GetDefaultConfig (tmu_config_t * config)

This function initializes the user configuration structure to default value. The default value are: Example:

```
config->averageLPF = kTMU_AverageLowPassFilter0_5;
```

Parameters

config	Pointer to TMU configuration structure.
--------	---

22.6.4 static void TMU_Enable (TMU_Type * base, bool enable) [inline], [static]

Parameters

base	TMU peripheral base address.
enable	Switcher to enable/disable TMU.

22.6.5 static void TMU EnableInterrupts (TMU Type * base, uint32 t mask) [inline], [static]

base	TMU peripheral base address.
mask	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

22.6.6 static void TMU_DisableInterrupts (TMU_Type * base, uint32_t mask) [inline], [static]

Parameters

base	TMU peripheral base address.
mask	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

22.6.7 void TMU_GetInterruptStatusFlags (TMU_Type * base, tmu_interrupt_status_t * status)

Parameters

base	TMU peripheral base address.
	The pointer to interrupt status structure. Record the current interrupt status. Please refer to "tmu_interrupt_status_t" structure.

22.6.8 void TMU ClearInterruptStatusFlags (TMU Type * base, uint32 t mask)

Parameters

base	TMU peripheral base address.	
mask	The mask of interrupt status flags. enumeration.	Refer to "_tmu_interrupt_status_flags"

22.6.9 status_t TMU GetImmediateTemperature (TMU Type * base, uint32 t * temperature)

base	TMU peripheral base address.
temperature	Last immediate temperature reading at site when V=1.

Returns

Execution status.

Return values

kStatus_Success	Temperature reading is valid.
kStatus_Fail	Temperature reading is not valid because temperature out of sensor range or first measurement still pending.

22.6.10 status_t TMU_GetAverageTemperature (TMU_Type * base, uint32_t * temperature)

Parameters

base	TMU peripheral base address.
temperature	Last average temperature reading at site.

Returns

Execution status.

Return values

kStatus_Success	Temperature reading is valid.
kStatus_Fail	Temperature reading is not valid because temperature out of sensor range
	or first measurement still pending.

22.6.11 void TMU_SetHighTemperatureThresold (TMU_Type * base, const tmu_thresold_config_t * config)

Function Documentation

Parameters

base	TMU peripheral base address.
config	Pointer to configuration structure. Refer to "tmu_thresold_config_t" structure.

Chapter 23

WDOG: Watchdog Timer Driver

23.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Watchdog module (WDOG) of MCUXpresso SDK devices.

23.2 Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/wdog

Data Structures

- struct _wdog_work_mode
 Defines WDOG work mode. More...
- struct _wdog_config

Describes WDOG configuration structure. More...

Typedefs

- typedef struct _wdog_work_mode wdog_work_mode_t Defines WDOG work mode.
- typedef struct _wdog_config wdog_config_t Describes WDOG configuration structure.

Enumerations

- enum _wdog_interrupt_enable { kWDOG_InterruptEnable = WDOG_WICR_WIE_MASK } WDOG interrupt configuration structure, default settings all disabled.
- enum _wdog_status_flags {

```
kWDOG_RunningFlag = WDOG_WCR_WDE_MASK,
```

kWDOG_PowerOnResetFlag = WDOG_WRSR_POR_MASK,

kWDOG_TimeoutResetFlag = WDOG_WRSR_TOUT_MASK,

kWDOG_SoftwareResetFlag = WDOG_WRSR_SFTW_MASK,

kWDOG_InterruptFlag = WDOG_WICR_WTIS_MASK }

WDOG status flags.

Driver version

• #define FSL_WDOG_DRIVER_VERSION (MAKE_VERSION(2, 2, 0)) Defines WDOG driver version.

Refresh sequence

• #define **WDOG_REFRESH_KEY** (0xAAAA5555U)

WDOG Initialization and De-initialization.

void WDOG GetDefaultConfig (wdog config t *config)

Initializes the WDOG configuration structure.

• void WDOG_Init (WDOG_Type *base, const wdog_config_t *config)

Initializes the WDOG.

• void WDOG_Deinit (WDOG_Type *base)

Shuts down the WDOG.

• static void WDOG Enable (WDOG Type *base)

Enables the WDOG module.

• static void WDOG_Disable (WDOG_Type *base)

Disables the WDOG module.

• static void WDOG_TriggerSystemSoftwareReset (WDOG_Type *base)

Trigger the system software reset.

• static void WDOG TriggerSoftwareSignal (WDOG Type *base)

Trigger an output assertion.

• static void WDOG_EnableInterrupts (WDOG_Type *base, uint16_t mask)

Enables the WDOG interrupt.

• uint16_t WDOG_GetStatusFlags (WDOG_Type *base)

Gets the WDOG all reset status flags.

• void WDOG_ClearInterruptStatus (WDOG_Type *base, uint16_t mask)

Clears the WDOG flag.

• static void WDOG_SetTimeoutValue (WDOG_Type *base, uint16_t timeoutCount)

Sets the WDOG timeout value.

• static void WDOG_SetInterrputTimeoutValue (WDOG_Type *base, uint16_t timeoutCount)

Sets the WDOG interrupt count timeout value.

• static void WDOG DisablePowerDownEnable (WDOG Type *base)

Disable the WDOG power down enable bit.

• void WDOG_Refresh (WDOG_Type *base)

Refreshes the WDOG timer.

23.3 Data Structure Documentation

23.3.1 struct wdog work mode

Data Fields

bool enableWait

If set to true, WDOG continues in wait mode.

bool enableStop

If set to true, WDOG continues in stop mode.

bool enableDebug

If set to true, WDOG continues in debug mode.

23.3.2 struct wdog config

Data Fields

bool enableWdog

Enables or disables WDOG.

wdog_work_mode_t workMode

Configures WDOG work mode in debug stop and wait mode.

bool enableInterrupt

Enables or disables WDOG interrupt.

• uint16 t timeoutValue

Timeout value.

• uint16_t interruptTimeValue

Interrupt count timeout value.

bool softwareResetExtension

software reset extension

• bool enablePowerDown

power down enable bit

bool enableTimeOutAssert

Enable WDOG_B timeout assertion.

Field Documentation

- (1) bool _wdog_config::enableTimeOutAssert
- 23.4 Typedef Documentation
- 23.4.1 typedef struct _wdog_work_mode wdog_work_mode_t
- 23.4.2 typedef struct _wdog_config wdog_config_t
- 23.5 Enumeration Type Documentation
- 23.5.1 enum _wdog_interrupt_enable

This structure contains the settings for all of the WDOG interrupt configurations.

Enumerator

kWDOG_InterruptEnable WDOG timeout generates an interrupt before reset.

23.5.2 enum _wdog_status_flags

This structure contains the WDOG status flags for use in the WDOG functions.

Enumerator

kWDOG_RunningFlag Running flag, set when WDOG is enabled.

kWDOG_PowerOnResetFlag Power On flag, set when reset is the result of a powerOnReset.

kWDOG_TimeoutResetFlag Timeout flag, set when reset is the result of a timeout.

kWDOG SoftwareResetFlag Software flag, set when reset is the result of a software.

kWDOG_InterruptFlag interrupt flag, whether interrupt has occurred or not

23.6 **Function Documentation**

23.6.1 void WDOG GetDefaultConfig (wdog_config_t * config_)

This function initializes the WDOG configuration structure to default values. The default values are as follows.

```
wdogConfig->enableWdog = true;
wdogConfig->workMode.enableWait = true;
wdogConfig->workMode.enableStop = true;
wdogConfig->workMode.enableDebug = true;
wdogConfig->enableInterrupt = false;
wdogConfig->enablePowerdown = false;
wdogConfig->resetExtension = flase;
wdogConfig->timeoutValue = 0xFFU;
wdogConfig->interruptTimeValue = 0x04u;
```

Parameters

Pointer to the WDOG configuration structure. config

See Also

wdog_config_t

23.6.2 void WDOG_Init (WDOG_Type * base, const wdog_config_t * config)

This function initializes the WDOG. When called, the WDOG runs according to the configuration. This is an example.

```
wdog_config_t config;
WDOG_GetDefaultConfig(&config);
config.timeoutValue = 0xffU;
config->interruptTimeValue = 0x04u;
WDOG_Init(wdog_base,&config);
```

Parameters

WDOG peripheral base address base

C	
соппр	The configuration of WDOG
00.1918	The Company of W. 200

23.6.3 void WDOG Deinit (WDOG Type * base)

This function shuts down the WDOG. Watchdog Enable bit is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. This bit(WDE) can be set/reset only in debug mode(exception).

static void WDOG Enable (WDOG Type * base) [inline], [static] 23.6.4

This function writes a value into the WDOG_WCR register to enable the WDOG. This is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. only debug mode exception.

Parameters

base	WDOG peripheral base address
------	------------------------------

23.6.5 static void WDOG Disable (WDOG Type * base) [inline], [static]

This function writes a value into the WDOG_WCR register to disable the WDOG. This is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. only debug mode exception

Parameters

base	WDOG peripheral base address
------	------------------------------

23.6.6 static void WDOG_TriggerSystemSoftwareReset (WDOG_Type * base) [inline], [static]

This function will write to the WCR[SRS] bit to trigger a software system reset. This bit will automatically resets to "1" after it has been asserted to "0". Note: Calling this API will reset the system right now, please using it with more attention.

base	WDOG peripheral base address
------	------------------------------

static void WDOG TriggerSoftwareSignal (WDOG Type * base) 23.6.7 [inline], [static]

This function will write to the WCR[WDA] bit to trigger WDOG_B signal assertion. The WDOG_B signal can be routed to external pin of the chip, the output pin will turn to assertion along with WDOG B signal. Note: The WDOG_B signal will remain assert until a power on reset occurred, so, please take more attention while calling it.

Parameters

base	WDOG peripheral base address
------	------------------------------

static void WDOG EnableInterrupts (WDOG Type * base, uint16 t mask) 23.6.8 [inline], [static]

This bit is a write once only bit. Once the software does a write access to this bit, it will get locked and cannot be reprogrammed until the next system reset assertion

Parameters

base	WDOG peripheral base address
mask	The interrupts to enable The parameter can be combination of the following source if defined. • kWDOG_InterruptEnable

uint16 t WDOG_GetStatusFlags (WDOG_Type * base) 23.6.9

This function gets all reset status flags.

```
* uint16_t status;
* status = WDOG_GetStatusFlags (wdog_base);
```

base	WDOG peripheral base address
------	------------------------------

Returns

State of the status flag: asserted (true) or not-asserted (false).

See Also

_wdog_status_flags

- true: a related status flag has been set.
- false: a related status flag is not set.

void WDOG ClearInterruptStatus (WDOG Type * base, uint16 t mask)

This function clears the WDOG status flag.

This is an example for clearing the interrupt flag.

```
WDOG_ClearStatusFlags(wdog_base, KWDOG_InterruptFlag);
```

Parameters

base	se WDOG peripheral base address	
mask	The status flags to clear. The parameter could be any combination of the following	
	values. kWDOG_TimeoutFlag	

static void WDOG_SetTimeoutValue (WDOG_Type * base, uint16_t 23.6.11 timeoutCount) [inline],[static]

This function sets the timeout value. This function writes a value into WCR registers. The time-out value can be written at any point of time but it is loaded to the counter at the time when WDOG is enabled or after the service routine has been performed.

base	WDOG peripheral base address	
timeoutCount WDOG timeout value; count of WDOG clock tick.		

23.6.12 static void WDOG SetInterrputTimeoutValue (WDOG Type * base, uint16 t timeoutCount) [inline], [static]

This function sets the interrupt count timeout value. This function writes a value into WIC registers which are wirte-once. This field is write once only. Once the software does a write access to this field, it will get locked and cannot be reprogrammed until the next system reset assertion.

Parameters

base	base WDOG peripheral base address	
timeoutCount WDOG timeout value; count of WDOG clock tick.		

23.6.13 static void WDOG DisablePowerDownEnable (WDOG Type * base) [inline], [static]

This function disable the WDOG power down enable(PDE). This function writes a value into WMCR registers which are wirte-once. This field is write once only. Once software sets this bit it cannot be reset until the next system reset.

Parameters

base	WDOG peripheral base address

23.6.14 void WDOG Refresh (WDOG Type * base)

This function feeds the WDOG. This function should be called before the WDOG timer is in timeout. Otherwise, a reset is asserted.



Function Documentation


base	WDOG peripheral base address
------	------------------------------

Chapter 24 Debug Console

24.1 Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. The below picture shows the laylout of debug console.



Debug console overview

24.2 Function groups

24.2.1 Initialization

To initialize the debug console, call the DbgConsole_Init() function with these parameters. This function automatically enables the module and the clock.

Select the supported debug console hardware device type, such as

```
typedef enum _serial_port_type
{
    kSerialPort_Uart = 1U,
    kSerialPort_UsbCdc,
    kSerialPort_Swo,
} serial_port_type_t;
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral.

This example shows how to call the DbgConsole_Init() given the user configuration structure.

DbgConsole_Init(BOARD_DEBUG_UART_INSTANCE, BOARD_DEBUG_UART_BAUDRATE, BOARD_DEBUG_UART_TYPE, BOARD_DEBUG_UART_CLK_FREQ);

24.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

• Support a format specifier for PRINTF following this prototype " %[flags][width][.precision][length]specifier", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with o, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width subspecifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

Function groups

.precision	Description
number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

length	Description	
Do not s	Do not support	

specifier	Description
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
X	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
0	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
С	Character
s	String of characters
n	Nothing printed

• Support a format specifier for SCANF following this prototype " %[*][width][length]specifier", which is explained below

Description

An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.

width	Description
This specifies the maximum number of characters to be read in the current reading operation.	

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
1	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
11	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	Qualifying Input	Type of argument
С	Single character: Reads the next character. If a width different from 1 is specified, the function reads width characters and stores them in the successive locations of the array passed as argument. No null character is appended at the end.	char *
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
0	Octal Integer:	int *
S	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE == DEBUGCONSOLE_DISABLE /* Disable debug console */
#define PRINTF
#define SCANF
#define PUTCHAR
#define GETCHAR
#define GETCHAR
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_SDK /* Select printf, scanf, putchar, getchar of SDK
```

24.2.3 SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART

There are two macros SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART added to configure PRINTF and low level output perihperal.

- The macro SDK_DEBUGCONSOLE is used for forntend. Whether debug console redirect to toolchain or SDK or disabled, it decides which is the frontend of the debug console, Tool chain or SDK. The function can be set by the macro SDK_DEBUGCONSOLE.
- The macro SDK_DEBUGCONSOLE_UART is used for backend. It is use to decide whether provide low level IO implementation to toolchain printf and scanf. For example, within MCU-Xpresso, if the macro SDK_DEBUGCONSOLE_UART is defined, __sys_write and __sys_readc will be used when __REDLIB__ is defined; _write and _read will be used in other cases. The macro does not specifically refer to the perihpheral "UART". It refers to the external perihperal similar to UART, like as USB CDC, UART, SWO, etc. So if the macro SDK_DEBUGCONSOLE_UART is not defined when tool-chain printf is calling, the semihosting will be used.

The following the matrix show the effects of SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_-UART on PRINTF and printf. The green mark is the default setting of the debug console.

SDK_DEBUGCONSOLE	SDK_DEBUGCONSOLE_UART	PRINTF	printf
DEBUGCONSOLE REDIRECT_TO_SDK	defined	Low level peripheral*	Low level periphera
DEBUGCONSOLE REDIRECT_TO_SDK	undefined	Low level peripheral*	semihost
DEBUGCONSOLE REDIRECT_TO_TO- OLCHAIN	defined	Low level peripheral*	Low level periphera
DEBUGCONSOLE REDIRECT_TO_TO- OLCHAIN	undefined	semihost	semihost
DEBUGCONSOLE DISABLE	defined	No ouput	Low level periphera
DEBUGCONSOLE DISABLE	undefined	No ouput	semihost

SDK_DEBUGCONSOLE	SDK_DEBUGCONSOLE_UART	PRINTF	printf
------------------	-----------------------	--------	--------

* the **low level peripheral** could be USB CDC, UART, or SWO, and so on.

24.3 Typical use case

Some examples use the PUTCHAR & GETCHAR function

```
ch = GETCHAR();
PUTCHAR(ch);
```

Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalents 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: s\n\r0, rTime: %u ticks %2.5f milliseconds\n\rDONE\n\r", "1 day", 86400, 86.4);
```

Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

Print out failure messages using MCUXpresso SDK __assert_func:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
    PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file
    , line, func);
    for (;;)
    {}
}
```

Note:

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl_sbrk.c' in path: ..\{package}\devices\{subset}\utilities\fsl_sbrk.c to your project.

Modules

- SWO
- Semihosting
- debug console configuration

The configuration is used for debug console only.

Macros

• #define DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN 0U

Definition select redirect toolchain printf, scanf to uart or not.

#define DEBUGCONSOLE_REDIRECT_TO_SDK 1U

Select SDK version printf, scanf.

• #define DEBUGCONSOLE_DISABLE 2U

Disable debugconsole function.

#define SDK DEBUGCONSOLE DEBUGCONSOLE REDIRECT TO SDK

Definition to select sdk or toolchain printf, scanf.

#define PRINTF DbgConsole_Printf

Definition to select redirect toolchain printf, scanf to uart or not.

Variables

• serial_handle_t g_serialHandle serial manager handle

Initialization

• status_t DbgConsole_Init (uint8_t instance, uint32_t baudRate, serial_port_type_t device, uint32_t clkSrcFreq)

Initializes the peripheral used for debug messages.

status_t DbgConsole_Deinit (void)

De-initializes the peripheral used for debug messages.

• status_t DbgConsole_EnterLowpower (void)

Prepares to enter low power consumption.

• status t DbgConsole ExitLowpower (void)

Restores from low power consumption.

• int DbgConsole Printf (const char *fmt s,...)

Writes formatted output to the standard output stream.

• int DbgConsole_Vprintf (const char *fmt_s, va_list formatStringArg)

Writes formatted output to the standard output stream.

• int DbgConsole Putchar (int ch)

Writes a character to stdout.

• int DbgConsole Scanf (char *fmt s,...)

Reads formatted data from the standard input stream.

• int DbgConsole_Getchar (void)

Reads a character from standard input.

- int DbgConsole BlockingPrintf (const char *fmt s,...)
 - Writes formatted output to the standard output stream with the blocking mode.
- int DbgConsole_BlockingVprintf (const char *fmt_s, va_list formatStringArg)
 - Writes formatted output to the standard output stream with the blocking mode.
- status t DbgConsole Flush (void)
 - Debug console flush.
- status_t DbgConsole_TryGetchar (char *ch)

Debug console try to get char This function provides a API which will not block current task, if character is available return it, otherwise return fail.

24.4 **Macro Definition Documentation**

24.4.1 #define DEBUGCONSOLE REDIRECT TO TOOLCHAIN OU

Select toolchain printf and scanf.

24.4.2 #define DEBUGCONSOLE REDIRECT TO SDK 1U

24.4.3 #define DEBUGCONSOLE DISABLE 2U

24.4.4 #define SDK DEBUGCONSOLE DEBUGCONSOLE REDIRECT TO SDK

The macro only support to be redefined in project setting.

24.4.5 #define PRINTF DbgConsole_Printf

if SDK DEBUGCONSOLE defined to 0, it represents select toolchain printf, scanf. if SDK DEBUGCO-NSOLE defined to 1,it represents select SDK version printf, scanf. if SDK DEBUGCONSOLE defined to 2, it represents disable debugconsole function.

24.5 **Function Documentation**

24.5.1 status_t DbgConsole Init (uint8 t instance, uint32 t baudRate, serial port type t device, uint32 t clkSrcFreq)

Call this function to enable debug log messages to be output via the specified peripheral initialized by the serial manager module. After this function has returned, stdout and stdin are connected to the selected peripheral.

instance	The instance of the module.If the device is kSerialPort_Uart, the instance is UART peripheral instance. The UART hardware peripheral type is determined by UART adapter. For example, if the instance is 1, if the lpuart_adapter.c is added to the current project, the UART periheral is LPUART1. If the uart_adapter.c is added to the current project, the UART periheral is UART1.
baudRate	The desired baud rate in bits per second.
device	Low level device type for the debug console, can be one of the following. • kSerialPort_Uart, • kSerialPort_UsbCdc
clkSrcFreq	Frequency of peripheral source clock.

Returns

Indicates whether initialization was successful or not.

Return values

kStatus_Success	Execution successfully
-----------------	------------------------

24.5.2 status_t DbgConsole_Deinit (void)

Call this function to disable debug log messages to be output via the specified peripheral initialized by the serial manager module.

Returns

Indicates whether de-initialization was successful or not.

status_t DbgConsole EnterLowpower (void) 24.5.3

This function is used to prepare to enter low power consumption.

Returns

Indicates whether de-initialization was successful or not.

24.5.4 status_t DbgConsole ExitLowpower (void)

This function is used to restore from low power consumption.

Returns

Indicates whether de-initialization was successful or not.

24.5.5 int DbgConsole Printf (const char * fmt_s, ...)

Call this function to write a formatted output to the standard output stream.

Parameters

fmt_s	Format control string.
-------	------------------------

Returns

Returns the number of characters printed or a negative value if an error occurs.

24.5.6 int DbgConsole_Vprintf (const char * fmt_s, va_list formatStringArg)

Call this function to write a formatted output to the standard output stream.

Parameters

fmt_s	Format control string.
formatString- Arg	Format arguments.

Returns

Returns the number of characters printed or a negative value if an error occurs.

24.5.7 int DbgConsole Putchar (int ch)

Call this function to write a character to stdout.

ch	Character to be written.
----	--------------------------

Returns

Returns the character written.

int DbgConsole Scanf (char * fmt_s, ...) 24.5.8

Call this function to read formatted data from the standard input stream.

Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the DEBUG_CONSOLE_TRANSFER_NON_B-LOCKING is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function DbgConsole_TryGetchar to get the input char.

Parameters

fmt_s	Format control string.
-------	------------------------

Returns

Returns the number of fields successfully converted and assigned.

24.5.9 int DbgConsole_Getchar (void)

Call this function to read a character from standard input.

Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the DEBUG_CONSOLE_TRANSFER_NON_B-LOCKING is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function DbgConsole TryGetchar to get the input char.

Returns

Returns the character read.

24.5.10 int DbgConsole_BlockingPrintf (const char * fmt_s, ...)

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set or not. The function could be used in system ISR mode with DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set.

Parameters

front a	Format control string
tmt s	FORMAL CONUCTINES.
J5	1 01111111 01 0111112.

Returns

Returns the number of characters printed or a negative value if an error occurs.

24.5.11 int DbgConsole_BlockingVprintf (const char * fmt_s, va_list formatStringArg)

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set or not. The function could be used in system ISR mode with DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set.

Parameters

fmt_s	Format control string.
formatString-	Format arguments.
Arg	

Returns

Returns the number of characters printed or a negative value if an error occurs.

24.5.12 status_t DbgConsole_Flush (void)

Call this function to wait the tx buffer empty. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

Returns

Indicates whether wait idle was successful or not.

Fun	ction	Docum	entation
1, 1111	CLIOII	17036 1111	lentation

24.5.13 status_t DbgConsole_TryGetchar (char * ch)

Function Documentation

Parameters

ch	the address of char to receive
----	--------------------------------

Returns

Indicates get char was successful or not.

24.6 debug console configuration

The configuration is used for debug console only.

24.6.1 Overview

.

Please note, it is not sued for debug console lite.

Macros

• #define DEBUG_CONSOLE_TRANSMIT_BUFFER_LEN (512U)

If Non-blocking mode is needed, please define it at project setting, otherwise blocking mode is the default transfer mode.

• #define DEBUG CONSOLE RECEIVE BUFFER LEN (1024U)

define the receive buffer length which is used to store the user input, buffer is enabled automatically when non-blocking transfer is using, This value will affect the RAM's ultilization, should be set per paltform's capability and software requirement.

• #define DEBUG_CONSOLE_TX_RELIABLE_ENABLE (1U)

Whether enable the reliable TX function If the macro is zero, the reliable TX function of the debug console is disabled.

- #define DEBUG_CONSOLE_RX_ENABLE (1U)
 - Whether enable the RX function If the macro is zero, the receive function of the debug console is disabled.
- #define DEBUG_CONSOLE_PRINTF_MAX_LOG_LEN (128U)

define the MAX log length debug console support, that is when you call printf("log", x);, the log length can not bigger than this value.

- #define DEBUG_CONSOLE_SCANF_MAX_LOG_LEN (20U)
 - define the buffer support buffer scanf log length, that is when you call scanf("log", &x);, the log length can not bigger than this value.
- #define DEBUG CONSOLE SYNCHRONIZATION BM 0

Debug console synchronization User should not change these macro for synchronization mode, but add the corresponding synchronization mechanism per different software environment.

- #define DEBUG_CONSOLE_SYNCHRONIZATION_FRÉERTOS 1
 - synchronization for freertos software
- #define DEBUG_CONSOLE_SYNCHRONIZATION_MODE DEBUG_CONSOLE_SYNCHRO-NIZATION_BM

RTOS synchronization mechanism disable If not defined, default is enable, to avoid multitask log print mess.

- #define DEBUG_CONSOLE_ENABLE_ECHO_FUNCTION 0
 - echo function support If you want to use the echo function, please define DEBUG_CONSOLE_ENABLE_-ECHO at your project setting.
- #define BOARD_USE_VIRTUALCOM 0U

Definition to select virtual com(USB CDC) as the debug console.

24.6.2 Macro Definition Documentation

24.6.2.1 #define DEBUG_CONSOLE_TRANSMIT_BUFFER_LEN (512U)

Warning: If you want to use non-blocking transfer, please make sure the corresponding IO interrupt is enable, otherwise there is no output. And non-blocking is combine with buffer, no matter bare-metal or rtos. Below shows how to configure in your project if you want to use non-blocking mode. For IAR, right click project and select "Options", define it in "C/C++ Compiler->Preprocessor->Defined symbols". For KEIL, click "Options for Target...", define it in "C/C++->Preprocessor Symbols->Define". For ARM-GCC, open CmakeLists.txt and add the following lines, "SET(CMAKE_C_FLAGS_DEBUG "\${CMAK-E_C_FLAGS_DEBUG} -DDEBUG_CONSOLE_TRANSFER_NON_BLOCKING")" for debug target. "SET(CMAKE_C_FLAGS_RELEASE "\${CMAKE_C_FLAGS_RELEASE} -DDEBUG_CONSOLE_TRANSFER_NON_BLOCKING")" for release target. For MCUxpresso, right click project and select "Properties", define it in "C/C++ Build->Settings->MCU C Complier->Preprocessor".

define the transmit buffer length which is used to store the multi task log, buffer is enabled automatically when non-blocking transfer is using, This value will affect the RAM's ultilization, should be set per paltform's capability and software requirement. If it is configured too small, log maybe missed, because the log will not be buffered if the buffer is full, and the print will return immediately with -1. And this value should be multiple of 4 to meet memory alignment.

24.6.2.2 #define DEBUG_CONSOLE_RECEIVE_BUFFER_LEN (1024U)

If it is configured too small, log maybe missed, because buffer will be overwrited if buffer is too small. And this value should be multiple of 4 to meet memory alignment.

24.6.2.3 #define DEBUG_CONSOLE_TX_RELIABLE_ENABLE (1U)

When the macro is zero, the string of PRINTF will be thrown away after the transmit buffer is full.

24.6.2.4 #define DEBUG_CONSOLE_PRINTF_MAX_LOG_LEN (128U)

This macro decide the local log buffer length, the buffer locate at stack, the stack maybe overflow if the buffer is too big and current task stack size not big enough.

24.6.2.5 #define DEBUG_CONSOLE_SCANF_MAX_LOG_LEN (20U)

As same as the DEBUG_CONSOLE_BUFFER_PRINTF_MAX_LOG_LEN.

24.6.2.6 #define DEBUG_CONSOLE_SYNCHRONIZATION_BM 0

Such as, if another RTOS is used, add: #define DEBUG_CONSOLE_SYNCHRONIZATION_XXXX 3 in this configuration file and implement the synchronization in fsl.log.c.

synchronization for baremetal software

24.6.2.7 #define DEBUG_CONSOLE_SYNCHRONIZATION_MODE DEBUG_CONSOLE_S-YNCHRONIZATION_BM

If other RTOS is used, you can implement the RTOS's specific synchronization mechanism in fsl.log.c If synchronization is disabled, log maybe messed on terminal.

24.6.2.8 #define BOARD_USE_VIRTUALCOM 0U

24.7 Semihosting

Semihosting is a mechanism for ARM targets to communicate input/output requests from application code to a host computer running a debugger. This mechanism can be used, for example, to enable functions in the C library, such as printf() and scanf(), to use the screen and keyboard of the host rather than having a screen and keyboard on the target system.

24.7.1 Guide Semihosting for IAR

NOTE: After the setting both "printf" and "scanf" are available for debugging, if you want use PRINTF with semihosting, please make sure the SDK_DEBUGCONSOLE is DEBUGCONSOLE_REDIRECT_-TO_TOOLCHAIN.

Step 1: Setting up the environment

- 1. To set debugger options, choose Project>Options. In the Debugger category, click the Setup tab.
- 2. Select Run to main and click OK. This ensures that the debug session starts by running the main function.
- 3. The project is now ready to be built.

Step 2: Building the project

- 1. Compile and link the project by choosing Project>Make or F7.
- 2. Alternatively, click the Make button on the tool bar. The Make command compiles and links those files that have been modified.

Step 3: Starting semihosting

- 1. Choose "Semihosting IAR" project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
- 2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
- 3. Choose tab "General Options" -> "Library Configurations", select Semihosted, select Via semihosting. Please Make sure the SDK_DEBUGCONSOLE_UART is not defined in project settings.
- 4. Start the project by choosing Project>Download and Debug.
- 5. Choose View>Terminal I/O to display the output from the I/O operations.

24.7.2 Guide Semihosting for Keil μVision

NOTE: Semihosting is not support by MDK-ARM, use the retargeting functionality of MDK-ARM instead.

24.7.3 Guide Semihosting for MCUXpresso IDE

Step 1: Setting up the environment

- 1. To set debugger options, choose Project>Properties. select the setting category.
- 2. Select Tool Settings, unfold MCU C Compile.
- 3. Select Preprocessor item.
- 4. Set SDK_DEBUGCONSOLE=0, if set SDK_DEBUGCONSOLE=1, the log will be redirect to the UART.

Step 2: Building the project

1. Compile and link the project.

Step 3: Starting semihosting

- 1. Download and debug the project.
- 2. When the project runs successfully, the result can be seen in the Console window.

Semihosting can also be selected through the "Quick settings" menu in the left bottom window, Quick settings->SDK Debug Console->Semihost console.

24.7.4 Guide Semihosting for ARMGCC

Step 1: Setting up the environment

- 1. Turn on "J-LINK GDB Server" -> Select suitable "Target device" -> "OK".
- 2. Turn on "PuTTY". Set up as follows.
 - "Host Name (or IP address)": localhost
 - "Port":2333
 - "Connection type" : Telet.
 - Click "Open".
- 3. Increase "Heap/Stack" for GCC to 0x2000:

Add to "CMakeLists.txt"

```
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}}--defsym=__stack_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -- defsym=__stack_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -- defsym=__heap_size__=0x2000")
```

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_RELEASE}} --defsym=__heap_size__=0x2000")

Step 2: Building the project

1. Change "CMakeLists.txt":

Change "SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_RELEASE} -specs=nano.specs")"

to "SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_R-ELEASE} -specs=rdimon.specs")"

Replace paragraph

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G -fno-common")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -ffunction-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -fdata-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -ffreestanding")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -fno-builtin")

SET(CMAKE EXE LINKER FLAGS DEBUG "\${CMAKE EXE LINKER FLAGS DEBU-

G} -mthumb")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -mapcs")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} --gc-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -static")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G -z")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} muldefs")

To

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} --specs=rdimon.specs ")

Remove

target_link_libraries(semihosting_ARMGCC.elf debug nosys)

2. Run "build_debug.bat" to build project

Step 3: Starting semihosting

1. Download the image and set as follows.

```
cd D:\mcu-sdk-2.0-origin\boards\twrk64f120m\driver_examples\semihosting\armgcc\debug
d:
C:\PROGRA~2\GNUTOO~1\4BD65~1.920\bin\arm-none-eabi-gdb.exe
target remote localhost:2331
monitor reset
monitor semihosting enable
monitor semihosting thumbSWI 0xAB
monitor semihosting IOClient 1
monitor flash device = MK64FN1M0xxx12
load semihosting_ARMGCC.elf
monitor reg pc = (0x00000004)
monitor reg sp = (0x000000000)
continue
```

2. After the setting, press "enter". The PuTTY window now shows the printf() output.

24.8 SWO

Serial wire output is a mechanism for ARM targets to output signal from core through a single pin. Some IDEs also support SWO, such IAR and KEIL, both input and output are supported, see below for details.

24.8.1 Guide SWO for SDK

NOTE: After the setting both "printf" and "PRINTF" are available for debugging, JlinkSWOViewer can be used to capture the output log.

Step 1: Setting up the environment

- 1. Define SERIAL_PORT_TYPE_SWO in your project settings.
- 2. Prepare code, the port and baudrate can be decided by application, clkSrcFreq should be mcu core clock frequency:

```
DbgConsole_Init(instance, baudRate, kSerialPort_Swo, clkSrcFreg);
```

3. Use PRINTF or printf to print some thing in application.

Step 2: Building the project

Step 3: Download and run project

24.8.1.1 Guide SWO for IAR

NOTE: After the setting both "printf" and "scanf" are available for debugging.

Step 1: Setting up the environment

- 1. Choose project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
- 2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
- 3. Choose tab "General Options" -> "Library Configurations", select Semihosted, select Via SWO.
- 4. To configure the hardware's generation of trace data, click the SWO Configuration button available in the SWO Configuration dialog box. The value of the CPU clock option must reflect the frequency of the CPU clock speed at which the application executes. Note also that the settings you make are preserved between debug sessions. To decrease the amount of transmissions on the communication channel, you can disable the Timestamp option. Alternatively, set a lower rate for PC Sampling or use a higher SWO clock frequency.
- 5. Open the SWO Trace window from J-LINK, and click the Activate button to enable trace data collection.
- 6. There are three cases for this SDK_DEBUGCONSOLE_UART whether or not defined. a: if use uppercase PRINTF to output log, The SDK_DEBUGCONSOLE_UART defined or not defined will not effect debug function. b: if use lowercase printf to output log and defined SDK_DEBUGCONSOLE_UART to zero, then debug function ok. c: if use lowercase printf to output log and defined SDK_DEBUGCONSOLE_UART to one, then debug function ok.

NOTE: Case a or c only apply at example which enable swo function, the SDK DEBUGCONSOLE U-ART definition in fsl_debug_console.h. For case a and c, Do and not do the above third step will be not affect function.

1. Start the project by choosing Project>Download and Debug.

Step 2: Building the project

Step 3: Starting swo

- 1. Download and debug application.
- 2. Choose View -> Terminal I/O to display the output from the I/O operations.
- 3. Run application.

24.8.2 Guide SWO for Keil µVision

NOTE: After the setting both "printf" and "scanf" are available for debugging.

Step 1: Setting up the environment

1. There are three cases for this SDK_DEBUGCONSOLE_UART whether or not defined. a: if use uppercase PRINTF to output log, the SDK DEBUGCONSOLE UART definition does not affect the functionality and skip the second step directly. b: if use lowercase printf to output log and defined SDK DEBUGCONSOLE UART to zero, then start the second step. c: if use lowercase printf to output log and defined SDK_DEBUGCONSOLE_UART to one, then skip the second step directly.

NOTE: Case a or c only apply at example which enable swo function, the SDK_DEBUGCONSOLE_U-ART definition in fsl_debug_console.h.

- 1. In menu bar, click Management Run-Time Environment icon, select Compiler, unfold I/O, enable STDERR/STDIN/STDOUT and set the variant to ITM.
- 2. Open Project>Options for target or using Alt+F7 or click.
- 3. Select "Debug" tab, select "J-Link/J-Trace Cortex" and click "Setting button".
- 4. Select "Debug" tab and choose Port:SW, then select "Trace" tab, choose "Enable" and click O-K, please make sure the Core clock is set correctly, enable autodetect max SWO clk, enable ITM Stimulus Ports 0.

Step 3: Building the project

1. Compile and link the project by choosing Project>Build Target or using F7.

Step 4: Run the project

- 1. Choose "Debug" on menu bar or Ctrl F5.
- 2. In menu bar, choose "Serial Window" and click to "Debug (printf) Viewer".
- 3. Run line by line to see result in Console Window.

24.8.3 Guide SWO for MCUXpresso IDE

NOTE: MCUX support SWO for LPC-Link2 debug probe only.

24.8.4 Guide SWO for ARMGCC

NOTE: ARMGCC has no library support SWO.

Chapter 25 CODEC Driver

25.1 **Overview**

The MCUXpresso SDK provides a codec abstraction driver interface to access codec register.

Modules

- CODEC Common DriverCODEC I2C Driver
- WM8524 Driver

25.2 CODEC Common Driver

25.2.1 Overview

The codec common driver provides a codec control abstraction interface.

Modules

- CODEC Adapter
- WM8524 Adapter

Data Structures

- struct _codec_config

 Initialize structure of the codec. More...
- struct _codec_capability codec capability More...
- struct _codec_handle

Codec handle definition. More...

Macros

• #define CODEC_VOLUME_MAX_VALUE (100U) codec maximum volume range

Typedefs

- typedef enum _codec_audio_protocol codec_audio_protocol_t *AUDIO format definition*.
- typedef enum _codec_module codec_module_t audio codec module
- typedef enum _codec_module_ctrl_cmd codec_module_ctrl_cmd_t
 audio codec module control cmd
- typedef struct _codec_handle codec_handle_t
 codec handle declaration
- typedef struct _codec_config codec_config_t Initialize structure of the codec.
- typedef struct _codec_capability codec_capability_t
 codec capability

Enumerations

```
    enum {

 kStatus_CODEC_NotSupport = MAKE_STATUS(kStatusGroup_CODEC, 0U),
 kStatus CODEC DeviceNotRegistered = MAKE STATUS(kStatusGroup CODEC, 1U),
 kStatus_CODEC_I2CBusInitialFailed,
 kStatus_CODEC_I2CCommandTransferFailed }
    CODEC status.
• enum _codec_audio_protocol {
 kCODEC_BusI2S = 0U,
 kCODEC_BusLeftJustified = 1U,
 kCODEC_BusRightJustified = 2U,
 kCODEC_BusPCMA = 3U,
 kCODEC BusPCMB = 4U,
 kCODEC_BusTDM = 5U }
    AUDIO format definition.
• enum {
 kCODEC_AudioSampleRate8KHz = 8000U,
 kCODEC_AudioSampleRate11025Hz = 11025U,
 kCODEC_AudioSampleRate12KHz = 12000U,
 kCODEC_AudioSampleRate16KHz = 16000U,
 kCODEC_AudioSampleRate22050Hz = 22050U,
 kCODEC_AudioSampleRate24KHz = 24000U,
 kCODEC AudioSampleRate32KHz = 32000U,
 kCODEC AudioSampleRate44100Hz = 44100U,
 kCODEC_AudioSampleRate48KHz = 48000U,
 kCODEC_AudioSampleRate96KHz = 96000U,
 kCODEC AudioSampleRate192KHz = 192000U.
 kCODEC_AudioSampleRate384KHz = 384000U }
    audio sample rate definition
• enum {
 kCODEC_AudioBitWidth16bit = 16U,
 kCODEC AudioBitWidth20bit = 20U,
 kCODEC AudioBitWidth24bit = 24U,
 kCODEC_AudioBitWidth32bit = 32U }
    audio bit width
enum _codec_module {
```

```
kCODEC ModuleADC = 0U,
 kCODEC_ModuleDAC = 1U,
 kCODEC ModulePGA = 2U,
 kCODEC_ModuleHeadphone = 3U,
 kCODEC ModuleSpeaker = 4U,
 kCODEC ModuleLinein = 5U,
 kCODEC_ModuleLineout = 6U,
 kCODEC_ModuleVref = 7U,
 kCODEC ModuleMicbias = 8U,
 kCODEC_ModuleMic = 9U,
 kCODEC_ModuleI2SIn = 10U,
 kCODEC_ModuleI2SOut = 11U,
 kCODEC ModuleMixer = 12U }
    audio codec module

    enum _codec_module_ctrl_cmd { kCODEC_ModuleSwitchI2SInInterface = 0U }

    audio codec module control cmd
• enum {
 kCODEC ModuleI2SInInterfacePCM = 0U,
 kCODEC ModuleI2SInInterfaceDSD = 1U }
    audio codec module digital interface
• enum {
 kCODEC RecordSourceDifferentialLine = 1U,
 kCODEC RecordSourceLineInput = 2U,
 kCODEC RecordSourceDifferentialMic = 4U,
 kCODEC_RecordSourceDigitalMic = 8U,
 kCODEC RecordSourceSingleEndMic = 16U }
    audio codec module record source value
• enum {
 kCODEC_RecordChannelLeft1 = 1U,
 kCODEC_RecordChannelLeft2 = 2U,
 kCODEC RecordChannelLeft3 = 4U,
 kCODEC_RecordChannelRight1 = 1U,
 kCODEC_RecordChannelRight2 = 2U,
 kCODEC RecordChannelRight3 = 4U,
 kCODEC RecordChannelDifferentialPositive1 = 1U,
 kCODEC RecordChannelDifferentialPositive2 = 2U,
 kCODEC_RecordChannelDifferentialPositive3 = 4U,
 kCODEC RecordChannelDifferentialNegative1 = 8U,
 kCODEC RecordChannelDifferentialNegative2 = 16U,
 kCODEC_RecordChannelDifferentialNegative3 = 32U }
    audio codec record channel
• enum {
```

```
kCODEC PlaySourcePGA = 1U,
 kCODEC_PlaySourceInput = 2U,
 kCODEC PlaySourceDAC = 4U,
 kCODEC_PlaySourceMixerIn = 1U,
 kCODEC PlaySourceMixerInLeft = 2U,
 kCODEC PlaySourceMixerInRight = 4U,
 kCODEC_PlaySourceAux = 8U }
    audio codec module play source value
• enum {
 kCODEC PlayChannelHeadphoneLeft = 1U,
 kCODEC_PlayChannelHeadphoneRight = 2U,
 kCODEC_PlayChannelSpeakerLeft = 4U,
 kCODEC_PlayChannelSpeakerRight = 8U.
 kCODEC_PlayChannelLineOutLeft = 16U,
 kCODEC PlayChannelLineOutRight = 32U,
 kCODEC_PlayChannelLeft0 = 1U,
 kCODEC PlayChannelRight0 = 2U,
 kCODEC PlayChannelLeft1 = 4U,
 kCODEC_PlayChannelRight1 = 8U,
 kCODEC_PlayChannelLeft2 = 16U,
 kCODEC PlayChannelRight2 = 32U,
 kCODEC_PlayChannelLeft3 = 64U,
 kCODEC PlayChannelRight3 = 128U }
    codec play channel
• enum {
 kCODEC VolumeHeadphoneLeft = 1U,
 kCODEC VolumeHeadphoneRight = 2U,
 kCODEC_VolumeSpeakerLeft = 4U,
 kCODEC_VolumeSpeakerRight = 8U.
 kCODEC_VolumeLineOutLeft = 16U,
 kCODEC_VolumeLineOutRight = 32U,
 kCODEC_VolumeLeft0 = 1UL << 0U,
 kCODEC_VolumeRight0 = 1UL << 1U,
 kCODEC VolumeLeft1 = 1UL << 2U,
 kCODEC_VolumeRight1 = 1UL << 3U,
 kCODEC_VolumeLeft2 = 1UL << 4U,
 kCODEC_VolumeRight2 = 1UL << 5U,
 kCODEC_VolumeLeft3 = 1UL << 6U,
 kCODEC_VolumeRight3 = 1UL << 7U,
 kCODEC_VolumeDAC = 1UL << 8U }
    codec volume setting
• enum {
```

```
kCODEC SupportModuleADC = 1U << 0U.
kCODEC SupportModuleDAC = 1U << 1U,
kCODEC SupportModulePGA = 1U << 2U,
kCODEC_SupportModuleHeadphone = 1U << 3U,
kCODEC SupportModuleSpeaker = 1U << 4U,
kCODEC SupportModuleLinein = 1U << 5U,
kCODEC_SupportModuleLineout = 1U << 6U,
kCODEC_SupportModuleVref = 1U << 7U,
kCODEC SupportModuleMicbias = 1U << 8U,
kCODEC SupportModuleMic = 1U << 9U,
kCODEC SupportModuleI2SIn = 1U << 10U.
kCODEC SupportModuleI2SOut = 1U << 11U,
kCODEC SupportModuleMixer = 1U << 12U,
kCODEC SupportModuleI2SInSwitchInterface = 1U << 13U,
kCODEC_SupportPlayChannelLeft0 = 1U << 0U,
kCODEC SupportPlayChannelRight0 = 1U << 1U,
kCODEC SupportPlayChannelLeft1 = 1U << 2U,
kCODEC_SupportPlayChannelRight1 = 1U << 3U,
kCODEC_SupportPlayChannelLeft2 = 1U << 4U,
kCODEC SupportPlayChannelRight2 = 1U << 5U,
kCODEC_SupportPlayChannelLeft3 = 1U << 6U,
kCODEC SupportPlayChannelRight3 = 1U << 7U.
kCODEC_SupportPlaySourcePGA = 1U << 8U,
kCODEC SupportPlaySourceInput = 1U << 9U,
kCODEC SupportPlaySourceDAC = 1U << 10U,
kCODEC_SupportPlaySourceMixerIn = 1U << 11U,
kCODEC_SupportPlaySourceMixerInLeft = 1U << 12U,
kCODEC SupportPlaySourceMixerInRight = 1U << 13U,
kCODEC SupportPlaySourceAux = 1U << 14U,
kCODEC SupportRecordSourceDifferentialLine = 1U << 0U.
kCODEC_SupportRecordSourceLineInput = 1U << 1U,
kCODEC SupportRecordSourceDifferentialMic = 1U << 2U,
kCODEC SupportRecordSourceDigitalMic = 1U << 3U.
kCODEC_SupportRecordSourceSingleEndMic = 1U << 4U,
kCODEC SupportRecordChannelLeft1 = 1U << 6U.
kCODEC SupportRecordChannelLeft2 = 1U << 7U,
kCODEC SupportRecordChannelLeft3 = 1U << 8U.
kCODEC_SupportRecordChannelRight1 = 1U << 9U,
kCODEC SupportRecordChannelRight2 = 1U << 10U,
kCODEC SupportRecordChannelRight3 = 1U << 11U }
  audio codec capability
```

Functions

- status_t CODEC_Init (codec_handle_t *handle, codec_config_t *config) Codec initilization.
- status t CODEC Deinit (codec handle t *handle) Codec de-initilization.
- status t CODEC SetFormat (codec handle t *handle, uint32 t mclk, uint32 t sampleRate, uint32-_t bitWidth)

set audio data format.

• status t CODEC ModuleControl (codec handle t *handle, codec module ctrl cmd t cmd, uint32 t data)

codec module control.

codec set record channel.

- status t CODEC SetVolume (codec handle t *handle, uint32 t channel, uint32 t volume) set audio codec pl volume.
- status_t CODEC_SetMute (codec_handle_t *handle, uint32 t channel, bool mute) set audio codec module mute.
- status t CODEC SetPower (codec handle t *handle, codec module t module, bool powerOn) set audio codec power.
- status t CODEC SetRecord (codec handle t *handle, uint32 t recordSource) codec set record source.
- status t CODEC SetRecordChannel (codec handle t*handle, uint32 t leftRecordChannel, uint32t rightRecordChannel)
- status_t CODEC_SetPlay (codec_handle_t *handle, uint32_t playSource) codec set play source.

Driver version

• #define FSL_CODEC_DRIVER_VERSION (MAKE_VERSION(2, 3, 1)) CLOCK driver version 2.3.1.

25.2.2 Data Structure Documentation

25.2.2.1 struct codec config

Data Fields

- uint32_t codecDevType codec type
- void * codecDevConfig

Codec device specific configuration.

25.2.2.2 struct codec capability

Data Fields

- uint32_t codecModuleCapability
 codec module capability
- uint32_t codecPlayCapability codec play capability
- uint32_t codecRecordCapability

codec volume capability

codec record capabilityuint32_t codecVolumeCapability

25.2.2.3 struct _codec_handle

 Application should allocate a buffer with CODEC_HANDLE_SIZE for handle definition, such as uint8_t codecHandleBuffer[CODEC_HANDLE_SIZE]; codec_handle_t *codecHandle = codec-HandleBuffer;

Data Fields

- codec_config_t * codecConfig
 - codec configuration function pointer
- const codec_capability_t * codecCapability
 - codec capability
- uint8_t codecDevHandle [HAL_CODEC_HANDLER_SIZE] codec device handle

25.2.3 Macro Definition Documentation

- 25.2.3.1 #define FSL_CODEC_DRIVER_VERSION (MAKE_VERSION(2, 3, 1))
- 25.2.4 Typedef Documentation
- 25.2.4.1 typedef enum _codec_audio_protocol codec_audio_protocol_t
- 25.2.5 Enumeration Type Documentation

25.2.5.1 anonymous enum

Enumerator

```
    kStatus_CODEC_NotSupport CODEC not support status.
    kStatus_CODEC_DeviceNotRegistered CODEC device register failed status.
    kStatus CODEC I2CBusInitialFailed CODEC i2c bus initialization failed status.
```

kStatus CODEC 12CCommandTransferFailed CODEC i2c bus command transfer failed status.

25.2.5.2 enum codec audio protocol

Enumerator

kCODEC_BusI2S I2S type. kCODEC BusLeft.Justified Left justified mode. kCODEC_BusRightJustified Right justified mode. kCODEC BusPCMA DSP/PCM A mode. kCODEC BusPCMB DSP/PCM B mode.

kCODEC BusTDM TDM mode.

25.2.5.3 anonymous enum

Enumerator

kCODEC AudioSampleRate8KHz Sample rate 8000 Hz. kCODEC_AudioSampleRate11025Hz Sample rate 11025 Hz. kCODEC AudioSampleRate12KHz Sample rate 12000 Hz. kCODEC_AudioSampleRate16KHz Sample rate 16000 Hz. kCODEC AudioSampleRate22050Hz Sample rate 22050 Hz. kCODEC AudioSampleRate24KHz Sample rate 24000 Hz. kCODEC_AudioSampleRate32KHz Sample rate 32000 Hz. kCODEC_AudioSampleRate44100Hz Sample rate 44100 Hz. kCODEC AudioSampleRate48KHz Sample rate 48000 Hz. kCODEC_AudioSampleRate96KHz Sample rate 96000 Hz. kCODEC_AudioSampleRate192KHz Sample rate 192000 Hz. kCODEC AudioSampleRate384KHz Sample rate 384000 Hz.

25.2.5.4 anonymous enum

Enumerator

kCODEC_AudioBitWidth16bit audio bit width 16 kCODEC AudioBitWidth20bit audio bit width 20 kCODEC AudioBitWidth24bit audio bit width 24 kCODEC AudioBitWidth32bit audio bit width 32

25.2.5.5 enum _codec_module

Enumerator

kCODEC ModuleADC codec module ADC

kCODEC ModuleDAC codec module DAC

kCODEC ModulePGA codec module PGA

kCODEC ModuleHeadphone codec module headphone

kCODEC_ModuleSpeaker codec module speaker

kCODEC ModuleLinein codec module linein

kCODEC ModuleLineout codec module lineout

kCODEC_ModuleVref codec module VREF

kCODEC_ModuleMicbias codec module MIC BIAS

kCODEC ModuleMic codec module MIC

kCODEC ModuleI2SIn codec module I2S in

kCODEC ModuleI2SOut codec module I2S out

kCODEC ModuleMixer codec module mixer

25.2.5.6 enum codec module ctrl cmd

Enumerator

kCODEC Module Switch 12SInInterface module digital interface siwtch.

25.2.5.7 anonymous enum

Enumerator

kCODEC ModuleI2SInInterfacePCM Pcm interface. kCODEC_ModuleI2SInInterfaceDSD DSD interface.

25.2.5.8 anonymous enum

Enumerator

kCODEC_RecordSourceDifferentialLine record source from differential line

kCODEC RecordSourceLineInput record source from line input

kCODEC RecordSourceDifferentialMic record source from differential mic

kCODEC_RecordSourceDigitalMic record source from digital microphone

kCODEC_RecordSourceSingleEndMic record source from single microphone

25.2.5.9 anonymous enum

Enumerator

kCODEC_RecordChannelLeft1 left record channel 1

kCODEC RecordChannelLeft2 left record channel 2

kCODEC RecordChannelLeft3 left record channel 3

kCODEC_RecordChannelRight1 right record channel 1

kCODEC RecordChannelRight2 right record channel 2 kCODEC_RecordChannelRight3 right record channel 3 **kCODEC** RecordChannelDifferentialPositive1 differential positive record channel 1 kCODEC_RecordChannelDifferentialPositive2 differential positive record channel 2 kCODEC RecordChannelDifferentialPositive3 differential positive record channel 3 kCODEC RecordChannelDifferentialNegative1 differential negative record channel 1 kCODEC_RecordChannelDifferentialNegative2 differential negative record channel 2 kCODEC_RecordChannelDifferentialNegative3 differential negative record channel 3

25.2.5.10 anonymous enum

Enumerator

kCODEC_PlaySourcePGA play source PGA, bypass ADC kCODEC_PlaySourceInput play source Input3 kCODEC_PlaySourceDAC play source DAC kCODEC_PlaySourceMixerIn play source mixer in kCODEC_PlaySourceMixerInLeft play source mixer in left kCODEC PlaySourceMixerInRight play source mixer in right kCODEC_PlaySourceAux play source mixer in AUx

25.2.5.11 anonymous enum

Enumerator

kCODEC_PlayChannelHeadphoneLeft play channel headphone left kCODEC_PlayChannelHeadphoneRight play channel headphone right kCODEC_PlayChannelSpeakerLeft play channel speaker left kCODEC PlayChannelSpeakerRight play channel speaker right kCODEC_PlayChannelLineOutLeft play channel lineout left kCODEC PlayChannelLineOutRight play channel lineout right kCODEC_PlayChannelLeft0 play channel left0 kCODEC_PlayChannelRight0 play channel right0 kCODEC_PlayChannelLeft1 play channel left1 kCODEC_PlayChannelRight1 play channel right1 kCODEC_PlayChannelLeft2 play channel left2 kCODEC_PlayChannelRight2 play channel right2 kCODEC_PlayChannelLeft3 play channel left3 kCODEC PlayChannelRight3 play channel right3

25.2.5.12 anonymous enum

Enumerator

kCODEC_VolumeHeadphoneLeft headphone left volume

kCODEC VolumeHeadphoneRight headphone right volume

kCODEC_VolumeSpeakerLeft speaker left volume

kCODEC VolumeSpeakerRight speaker right volume

kCODEC_VolumeLineOutLeft lineout left volume

kCODEC VolumeLineOutRight lineout right volume

kCODEC_VolumeLeft0 left0 volume

kCODEC_VolumeRight0 right0 volume

kCODEC_VolumeLeft1 left1 volume

kCODEC VolumeRight1 right1 volume

kCODEC_VolumeLeft2 left2 volume

kCODEC_VolumeRight2 right2 volume

kCODEC VolumeLeft3 left3 volume

kCODEC VolumeRight3 right3 volume

kCODEC VolumeDAC dac volume

25.2.5.13 anonymous enum

Enumerator

kCODEC_SupportModuleADC codec capability of module ADC

kCODEC_SupportModuleDAC codec capability of module DAC

kCODEC SupportModulePGA codec capability of module PGA

kCODEC SupportModuleHeadphone codec capability of module headphone

kCODEC SupportModuleSpeaker codec capability of module speaker

kCODEC_SupportModuleLinein codec capability of module linein

kCODEC SupportModuleLineout codec capability of module lineout

kCODEC SupportModuleVref codec capability of module vref

kCODEC SupportModuleMicbias codec capability of module mic bias

kCODEC_SupportModuleMic codec capability of module mic bias

kCODEC_SupportModuleI2SIn codec capability of module I2S in

kCODEC_SupportModuleI2SOut codec capability of module I2S out

kCODEC SupportModuleMixer codec capability of module mixer

kCODEC SupportModuleI2SInSwitchInterface codec capability of module I2S in switch interface

kCODEC SupportPlayChannelLeft0 codec capability of play channel left 0

kCODEC_SupportPlayChannelRight0 codec capability of play channel right 0

kCODEC SupportPlayChannelLeft1 codec capability of play channel left 1

kCODEC_SupportPlayChannelRight1 codec capability of play channel right 1

kCODEC_SupportPlayChannelLeft2 codec capability of play channel left 2

kCODEC_SupportPlayChannelRight2 codec capability of play channel right 2

kCODEC SupportPlayChannelLeft3 codec capability of play channel left 3

kCODEC SupportPlayChannelRight3 codec capability of play channel right 3

kCODEC SupportPlaySourcePGA codec capability of set playback source PGA

kCODEC_SupportPlaySourceInput codec capability of set playback source INPUT

kCODEC SupportPlaySourceDAC codec capability of set playback source DAC

CODEC Common Driver

kCODEC SupportPlaySourceMixerIn codec capability of set play source Mixer in

kCODEC_SupportPlaySourceMixerInLeft codec capability of set play source Mixer in left

kCODEC SupportPlaySourceMixerInRight codec capability of set play source Mixer in right

kCODEC_SupportPlaySourceAux codec capability of set play source aux

kCODEC_SupportRecordSourceDifferentialLine codec capability of record source differential line

kCODEC_SupportRecordSourceLineInput codec capability of record source line input

kCODEC_SupportRecordSourceDifferentialMic codec capability of record source differential mic

kCODEC_SupportRecordSourceDigitalMic codec capability of record digital mic

kCODEC_SupportRecordSourceSingleEndMic codec capability of single end mic

kCODEC SupportRecordChannelLeft1 left record channel 1

kCODEC_SupportRecordChannelLeft2 left record channel 2

kCODEC_SupportRecordChannelLeft3 left record channel 3

kCODEC_SupportRecordChannelRight1 right record channel 1

kCODEC_SupportRecordChannelRight2 right record channel 2

kCODEC SupportRecordChannelRight3 right record channel 3

25.2.6 Function Documentation

25.2.6.1 status t CODEC Init (codec handle t * handle, codec config t * config)

Parameters

handle	codec handle.
config	codec configurations.

Returns

kStatus Success is success, else de-initial failed.

25.2.6.2 status_t CODEC_Deinit (codec_handle_t * handle)

Parameters

handle	codec handle.

Returns

kStatus_Success is success, else de-initial failed.

CODEC Common Driver

25.2.6.3 status_t CODEC_SetFormat (codec_handle_t * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)

handle	codec handle.
mclk	master clock frequency in HZ.
sampleRate	sample rate in HZ.
bitWidth	bit width.

Returns

kStatus_Success is success, else configure failed.

25.2.6.4 status_t CODEC_ModuleControl (codec_handle_t * handle, codec_module_ctrl_cmd_t cmd, uint32_t data)

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature.

Parameters

handle	codec handle.
cmd	module control cmd, reference _codec_module_ctrl_cmd.
data	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MOD-ULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

25.2.6.5 status_t CODEC_SetVolume (codec_handle_t * handle, uint32_t channel, uint32_t volume)



handle	codec handle.
channel	audio codec volume channel, can be a value or combine value of _codec_volume
	capability or _codec_play_channel.
volume	volume value, support $0 \sim 100$, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

25.2.6.6 status_t CODEC_SetMute (codec_handle_t * handle, uint32_t channel, bool mute)

Parameters

handle	codec handle.
channel	audio codec volume channel, can be a value or combine value of _codec_volume
	capability or _codec_play_channel.
mute	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

25.2.6.7 status_t CODEC_SetPower (codec_handle_t * handle, codec_module_t module, bool powerOn)

Parameters

handle	codec handle.
module	audio codec module.
powerOn	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

25.2.6.8 status_t CODEC_SetRecord (codec_handle_t * handle, uint32_t recordSource)

handle	codec handle.
recordSource	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

25.2.6.9 status_t CODEC_SetRecordChannel (codec_handle_t * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)

Parameters

handle	codec handle.
	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.
	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

25.2.6.10 status_t CODEC_SetPlay (codec_handle_t * handle, uint32_t playSource)

Parameters

handle	codec handle.
playSource	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

25.3 CODEC I2C Driver

The codec common driver provides a codec control abstraction interface.

25.4 WM8524 Driver

25.4.1 Overview

The wm8524 driver provides a codec control interface.

Data Structures

• struct wm8524 handle t WM8524 handler, More...

Typedefs

- typedef void(* wm8524 setMuteIO)(uint32 t output) < mute control io function pointer
- typedef enum _wm8524_protocol wm8524_protocol_t The audio data transfer protocol.
- typedef struct _wm8524_handle_t wm8524_handle_t WM8524 handler.

Enumerations

```
enum _wm8524_protocol {
 kWM8524_ProtocolLeftJustified = 0x0,
 kWM8524 ProtocolI2S = 0x1,
 kWM8524 ProtocolRightJustified = 0x2 }
    The audio data transfer protocol.
• enum _wm8524_mute_control {
 kWM8524 Mute = 0U,
 kWM8524_Unmute = 1U }
    wm8524 mute operation
```

Functions

- status_t WM8524_Init (wm8524_handle_t *handle, wm8524_config_t *config) Initializes WM8524.
- void WM8524_ConfigFormat (wm8524_handle_t *handle, wm8524_protocol_t protocol) Configure WM8524 audio protocol.
- void WM8524_SetMute (wm8524_handle_t *handle, bool isMute) Sets the codec mute state.

Driver version

• #define FSL_WM8524_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

25.4.2 Data Structure Documentation

25.4.2.1 struct wm8524 handle t

Data Fields

• wm8524_config_t * config wm8524 config pointer

25.4.3 Macro Definition Documentation

25.4.3.1 #define FSL_WM8524_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

25.4.4 Typedef Documentation

25.4.4.1 typedef void(* wm8524 setMutelO)(uint32 t output)

format control io function pointer

25.4.4.2 typedef enum wm8524 protocol wm8524 protocol t

25.4.5 Enumeration Type Documentation

25.4.5.1 enum _wm8524_protocol

Enumerator

```
kWM8524_ProtocolLeftJustified Left justified mode.
kWM8524 ProtocolI2S I2S mode.
kWM8524_ProtocolRightJustified Right justified mode.
```

25.4.5.2 enum _wm8524_mute_control

Enumerator

kWM8524_Mute mute left and right channel DAC kWM8524_Unmute unmute left and right channel DAC

25.4.6 Function Documentation

25.4.6.1 status_t WM8524_Init (wm8524_handle_t * handle, wm8524_config_t * config_)

handle	WM8524 handle structure.
config	WM8524 configure structure.

Returns

kStatus_Success.

25.4.6.2 void WM8524_ConfigFormat (wm8524_handle_t * handle, wm8524_protocol_t protocol)

Parameters

handle	WM8524 handle structure.
protocol	WM8524 configuration structure.

25.4.6.3 void WM8524_SetMute (wm8524_handle_t * handle, bool isMute)

Parameters

handle	WM8524 handle structure.
isMute	true means mute, false means normal.

25.4.7 WM8524 Adapter

25.4.7.1 Overview

The wm8524 adapter provides a codec unify control interface.

Macros

• #define HAL_CODEC_WM8524_HANDLER_SIZE (4) codec handler size

Functions

- status t HAL CODEC WM8524 Init (void *handle, void *config) Codec initilization.
- status t HAL CODEC WM8524 Deinit (void *handle) Codec de-initilization.
- status t HAL CODEC WM8524 SetFormat (void *handle, uint32 t mclk, uint32 t sampleRate, uint32 t bitWidth)
- set audio data format. • status t HAL CODEC WM8524 SetVolume (void *handle, uint32 t playChannel, uint32 t volume)
 - set audio codec module volume.
- status t HAL CODEC WM8524 SetMute (void *handle, uint32 t playChannel, bool isMute) set audio codec module mute.
- status_t HAL_CODEC_WM8524_SetPower (void *handle, uint32_t module, bool powerOn) set audio codec module power.
- status t HAL CODEC WM8524 SetRecord (void *handle, uint32 t recordSource) codec set record source.
- status_t HAL_CODEC_WM8524_SetRecordChannel (void *handle, uint32_t leftRecordChannel, uint32 t rightRecordChannel)
 - codec set record channel.
- status_t HAL_CODEC_WM8524_SetPlay (void *handle, uint32_t playSource) codec set play source.
- status t HAL CODEC WM8524 ModuleControl (void *handle, uint32 t cmd, uint32 t data) codec module control.
- static status t HAL CODEC Init (void *handle, void *config) Codec initilization.
- static status t HAL CODEC Deinit (void *handle)
 - Codec de-initilization.
- static status t HAL CODEC SetFormat (void *handle, uint32 t mclk, uint32 t sampleRate, uint32 t bitWidth)
- set audio data format. • static status t HAL CODEC SetVolume (void *handle, uint32 t playChannel, uint32 t volume) set audio codec module volume.
- static status_t HAL_CODEC_SetMute (void *handle, uint32_t playChannel, bool isMute) set audio codec module mute.
- static status_t HAL_CODEC_SetPower (void *handle, uint32_t module, bool powerOn)

set audio codec module power.

- static status t HAL CODEC SetRecord (void *handle, uint32 t recordSource) codec set record source.
- static status_t HAL_CODEC_SetRecordChannel (void *handle, uint32_t leftRecordChannel, uint32 t rightRecordChannel)

codec set record channel.

- static status_t HAL_CODEC_SetPlay (void *handle, uint32_t playSource) codec set play source.
- static status_t HAL_CODEC_ModuleControl (void *handle, uint32_t cmd, uint32_t data) codec module control.

25.4.7.2 Function Documentation

25.4.7.2.1 status_t HAL_CODEC_WM8524_Init (void * handle, void * config)

Parameters

handle	codec handle.
config	codec configuration.

Returns

kStatus_Success is success, else initial failed.

25.4.7.2.2 status_t HAL_CODEC_WM8524_Deinit (void * handle)

Parameters

handle	codec handle.

Returns

kStatus_Success is success, else de-initial failed.

25.4.7.2.3 status_t HAL_CODEC_WM8524_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32 t bitWidth)

handle	codec handle.
mclk	master clock frequency in HZ.
sampleRate	sample rate in HZ.
bitWidth	bit width.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.4 status_t HAL_CODEC_WM8524_SetVolume (void * handle, uint32_t playChannel, uint32_t volume)

Parameters

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
volume	volume value, support $0 \sim 100$, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.5 status_t HAL_CODEC_WM8524_SetMute (void * handle, uint32_t playChannel, bool isMute)

Parameters

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
isMute	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.6 status_t HAL_CODEC_WM8524_SetPower (void * handle, uint32_t module, bool powerOn)

handle	codec handle.
module	audio codec module.
powerOn	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.7 status_t HAL_CODEC_WM8524_SetRecord (void * handle, uint32_t recordSource)

Parameters

hand	le	codec handle.
recordSour	:e	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.8 status_t HAL_CODEC_WM8524_SetRecordChannel (void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)

Parameters

handle	codec handle.
•	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
O	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.9 status_t HAL_CODEC_WM8524_SetPlay (void * handle, uint32_t playSource)

handle	codec handle.
playSource	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.10 status_t HAL_CODEC_WM8524_ModuleControl (void * handle, uint32_t cmd, uint32_t data)

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

handle	codec handle.
cmd	module control cmd, reference _codec_module_ctrl_cmd.
data	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MOD-ULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.11 static status_t HAL_CODEC_Init (void * handle, void * config) [inline], [static]

Parameters

handle	codec handle.
config	codec configuration.

Returns

kStatus_Success is success, else initial failed.

25.4.7.2.12 static status_t HAL_CODEC_Deinit (void * handle) [inline], [static]

handle	codec handle.
--------	---------------

Returns

kStatus_Success is success, else de-initial failed.

25.4.7.2.13 static status_t HAL_CODEC_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth) [inline], [static]

Parameters

handle	codec handle.
mclk	master clock frequency in HZ.
sampleRate	sample rate in HZ.
bitWidth	bit width.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.14 static status_t HAL_CODEC_SetVolume (void * handle, uint32_t playChannel, uint32_t volume) [inline], [static]

Parameters

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
volume	volume value, support $0 \sim 100$, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.15 static status_t HAL_CODEC_SetMute (void * handle, uint32_t playChannel, bool isMute) [inline], [static]

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
isMute	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.16 status_t HAL_CODEC_SetPower (void * handle, uint32_t module, bool powerOn) [inline], [static]

Parameters

handle	codec handle.
module	audio codec module.
powerOn	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.17 static status_t HAL_CODEC_SetRecord (void * handle, uint32_t recordSource) [inline], [static]

Parameters

handle	codec handle.
recordSource	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.18 static status_t HAL_CODEC_SetRecordChannel (void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel) [inline], [static]

handle	codec handle.
v	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.19 static status_t HAL_CODEC_SetPlay (void * handle, uint32_t playSource) [inline], [static]

Parameters

handle	codec handle.
playSource	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

25.4.7.2.20 static status_t HAL_CODEC_ModuleControl (void * handle, uint32_t cmd, uint32_t data) [inline], [static]

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

handle	codec handle.
cmd	module control cmd, reference _codec_module_ctrl_cmd.
data	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MOD-ULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

Chapter 26 Serial Manager

26.1 Overview

This chapter describes the programming interface of the serial manager component.

The serial manager component provides a series of APIs to operate different serial port types. The port types it supports are UART, USB CDC and SWO.

Modules

- Serial Port SWO
- Serial Port Uart

Data Structures

- struct _serial_manager_config
 - serial manager config structure More...
- struct _serial_manager_callback_message

Callback message structure. More...

Macros

- #define SERIAL_MANAGER_NON_BLOCKING_MODE (1U)
 - Enable or disable serial manager non-blocking mode (1 enable, 0 disable)
- #define SERIAL_MANAGER_RING_BUFFER_FLOWCONTROL (0U)
 - *Enable or ring buffer flow control (1 enable, 0 disable)*
- #define SERIAL_PORT_TYPE_UART (0U)
 - Enable or disable uart port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_UART_DMA (0U)
 - Enable or disable uart dma port (1 enable, 0 disable)
- #define SERIAL PORT TYPE USBCDC (0U)
 - Enable or disable USB CDC port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_SWO (0U)
 - Enable or disable SWO port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_VIRTUAL (0U)
 - Enable or disable USB CDC virtual port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_RPMSG (0U)
 - Enable or disable rPMSG port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_SPI_MASTER (0U)
 - Enable or disable SPI Master port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_SPI_SLAVE (0U)
 - Enable or disable SPI Slave port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_BLE_WU (0U)
 - Enable or disable BLE WU port (1 enable, 0 disable)
- #define SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE (1U)

Set the default delay time in ms used by SerialManager WriteTimeDelay().

#define SERIAL MANAGER READ TIME DELAY DEFAULT VALUE (1U)

Set the default delay time in ms used by SerialManager_ReadTimeDelay().

#define SERIAL_MANAGER_TASK_HANDLE_RX_AVAILABLE_NOTIFY (0U)

Enable or disable SerialManager_Task() handle RX data available notify.

• #define SERIAL MANAGER WRITE HANDLE SIZE (44U)

Set serial manager write handle size.

• #define SERIAL_MANAGER_USE_COMMON_TASK (0U)

SERIAL_PORT_UART_HANDLE_SIZE/SERIAL_PORT_USB_CDC_HANDLE_SIZE + serial manager dedicated size.

 #define SERIAL_MANAGER_HANDLE_SIZE (SERIAL_MANAGER_HANDLE_SIZE_TEMP + 124U

Definition of serial manager handle size.

• #define SERIAL MANAGER HANDLE DEFINE(name) uint32 t name[((SERIAL MANAGE-R_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

Defines the serial manager handle.

• #define SERIAL_MANAGER_WRITE_HANDLE_DEFINE(name) uint32_t name[((SERIAL_M-ANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

Defines the serial manager write handle.

• #define SERIAL_MANAGER_READ_HANDLE_DEFINE(name) uint32_t name[((SERIAL_M-ANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

Defines the serial manager read handle.

• #define SERIAL MANAGER TASK PRIORITY (2U)

Macro to set serial manager task priority.

• #define SERIAL_MANAGER_TASK_STACK_SIZE (1000U)

Macro to set serial manager task stack size.

Typedefs

• typedef void * serial handle t

The handle of the serial manager module.

typedef void * serial_write_handle_t

The write handle of the serial manager module.

• typedef void * serial read handle t

The read handle of the serial manager module.

typedef enum _serial_port_type serial_port_type_t

serial port type

• typedef enum serial manager type serial manager type t serial manager type

• typedef struct

_serial_manager_config serial_manager_config_t

serial manager config structure

• typedef enum serial manager status serial manager status t

serial manager error code

• typedef struct

serial manager callback message serial manager callback message t

Callback message structure.

• typedef void(* serial_manager_callback_t)(void *callbackParam, serial_manager_callback_message t *message, serial manager status t status)

serial manager callback function

• typedef int32_t(* serial_manager_lowpower_critical_callback_t)(int32_t power_mode) serial manager Lowpower Critical callback function

Enumerations

```
enum _serial_port_type {
 kSerialPort None = 0U,
 kSerialPort_Uart = 1U,
 kSerialPort UsbCdc,
 kSerialPort_Swo,
 kSerialPort Virtual.
 kSerialPort_Rpmsg,
 kSerialPort UartDma,
 kSerialPort_SpiMaster,
 kSerialPort_SpiSlave,
 kSerialPort_BleWu }
    serial port type

    enum serial manager type {

 kSerialManager_NonBlocking = 0x0U,
 kSerialManager_Blocking = 0x8F41U }
    serial manager type
• enum serial manager status {
 kStatus_SerialManager_Success = kStatus_Success,
 kStatus_SerialManager_Error = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 1),
 kStatus_SerialManager_Busy = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 2),
 kStatus SerialManager Notify = MAKE STATUS(kStatusGroup SERIALMANAGER, 3),
 kStatus SerialManager Canceled.
 kStatus_SerialManager_HandleConflict = MAKE_STATUS(kStatusGroup_SERIALMANAGER,
 kStatus SerialManager_RingBufferOverflow,
 kStatus_SerialManager_NotConnected = MAKE_STATUS(kStatusGroup_SERIALMANAGER,
    serial manager error code
```

Functions

- serial_manager_status_t SerialManager_Init (serial_handle_t serialHandle, const serial_manager_-config_t *serialConfig)
 - Initializes a serial manager module with the serial manager handle and the user configuration structure.
- serial_manager_status_t SerialManager_Deinit (serial_handle_t serialHandle)
 - De-initializes the serial manager module instance.
- serial_manager_status_t SerialManager_OpenWriteHandle (serial_handle_t serialHandle, serial_write_handle_t writeHandle)
 - *Opens a writing handle for the serial manager module.*
- serial_manager_status_t SerialManager_CloseWriteHandle (serial_write_handle_t writeHandle)

 Closes a writing handle for the serial manager module.
- serial_manager_status_t SerialManager_OpenReadHandle (serial_handle_t serialHandle, serial_read_handle_t readHandle)

Opens a reading handle for the serial manager module.

- serial_manager_status_t SerialManager_CloseReadHandle (serial_read_handle_t readHandle) Closes a reading for the serial manager module.
- serial_manager_status_t SerialManager_WriteBlocking (serial_write_handle_t writeHandle, uint8-_t *buffer, uint32_t length)

Transmits data with the blocking mode.

• serial_manager_status_t SerialManager_ReadBlocking (serial_read_handle_t readHandle, uint8_t *buffer, uint32_t length)

Reads data with the blocking mode.

• serial_manager_status_t SerialManager_WriteNonBlocking (serial_write_handle_t writeHandle, uint8_t *buffer, uint32_t length)

Transmits data with the non-blocking mode.

• serial_manager_status_t SerialManager_ReadNonBlocking (serial_read_handle_t readHandle, uint8_t *buffer, uint32_t length)

Reads data with the non-blocking mode.

• serial_manager_status_t SerialManager_TryRead (serial_read_handle_t readHandle, uint8_- t *buffer, uint32_t length, uint32_t *receivedLength)

Tries to read data.

- serial_manager_status_t SerialManager_CancelWriting (serial_write_handle_t writeHandle) Cancels unfinished send transmission.
- serial_manager_status_t SerialManager_CancelReading (serial_read_handle_t readHandle)

 Cancels unfinished receive transmission.
- serial_manager_status_t SerialManager_InstallTxCallback (serial_write_handle_t writeHandle, serial_manager_callback_t callback, void *callbackParam)

Installs a TX callback and callback parameter.

Installs a RX callback and callback parameter.

• static bool SerialManager_needPollingIsr (void)

Check if need polling ISR.

• serial_manager_status_t SerialManager_EnterLowpower (serial_handle_t serialHandle)

Prepares to enter low power consumption.

• serial_manager_status_t SerialManager_ExitLowpower (serial_handle_t serialHandle)

Restores from low power consumption.

void SerialManager_SetLowpowerCriticalCb (const serial_manager_lowpower_critical_CBs_t *pf-Callback)

This function performs initialization of the callbacks structure used to disable lowpower when serial manager is active.

26.2 Data Structure Documentation

26.2.1 struct serial manager config

Data Fields

• uint8_t * ringBuffer

Ring buffer address, it is used to buffer data received by the hardware.

• uint32_t ringBufferSize

The size of the ring buffer.

- serial_port_type_t type
 - Serial port type.
- serial_manager_type_t blockType

Serial manager port type.

void * portConfig

Serial port configuration.

Field Documentation

(1) uint8 t* serial manager config::ringBuffer

Besides, the memory space cannot be free during the lifetime of the serial manager module.

26.2.2 struct _serial_manager_callback_message

Data Fields

- uint8_t * buffer Transferred buffer.
- uint32_t length

Transferred data length.

26.3 Macro Definition Documentation

- 26.3.1 #define SERIAL MANAGER WRITE TIME DELAY DEFAULT VALUE (1U)
- 26.3.2 #define SERIAL MANAGER READ TIME DELAY DEFAULT VALUE (1U)
- 26.3.3 #define SERIAL MANAGER USE COMMON TASK (0U)

Macro to determine whether use common task.

- 26.3.4 #define SERIAL_MANAGER_HANDLE_SIZE (SERIAL_MANAGER_HANDLE_-SIZE TEMP + 124U)
- 26.3.5 #define SERIAL_MANAGER_HANDLE_DEFINE(name) uint32_t name[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) 1U) / sizeof(uint32_t))]

This macro is used to define a 4 byte aligned serial manager handle. Then use "(serial_handle_t)name" to get the serial manager handle.

The macro should be global and could be optional. You could also define serial manager handle by yourself.

This is an example,

```
* SERIAL_MANAGER_HANDLE_DEFINE(serialManagerHandle);
```

Parameters

name The name string of the serial manager handle.

26.3.6 #define SERIAL_MANAGER_WRITE_HANDLE_DEFINE(name) uint32_t name[((SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

This macro is used to define a 4 byte aligned serial manager write handle. Then use "(serial_write_handle_t)name" to get the serial manager write handle.

The macro should be global and could be optional. You could also define serial manager write handle by yourself.

This is an example,

```
* SERIAL_MANAGER_WRITE_HANDLE_DEFINE(serialManagerwriteHandle);
```

Parameters

name The name string of the serial manager write handle.

26.3.7 #define SERIAL_MANAGER_READ_HANDLE_DEFINE(name) uint32_t name[((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

This macro is used to define a 4 byte aligned serial manager read handle. Then use "(serial_read_handle_t)name" to get the serial manager read handle.

The macro should be global and could be optional. You could also define serial manager read handle by yourself.

This is an example,

```
* SERIAL_MANAGER_READ_HANDLE_DEFINE(serialManagerReadHandle);
```

The name string of the serial manager read handle. name

26.3.8 #define SERIAL MANAGER TASK PRIORITY (2U)

26.3.9 #define SERIAL MANAGER TASK STACK SIZE (1000U)

26.4 **Enumeration Type Documentation**

26.4.1 enum _serial_port_type

Enumerator

kSerialPort_None Serial port is none.

kSerialPort_Uart Serial port UART.

kSerialPort_UsbCdc Serial port USB CDC.

kSerialPort_Swo Serial port SWO.

kSerialPort Virtual Serial port Virtual.

kSerialPort Rpmsg Serial port RPMSG.

kSerialPort_UartDma Serial port UART DMA.

kSerialPort_SpiMaster Serial port SPIMASTER.

kSerialPort SpiSlave Serial port SPISLAVE.

kSerialPort_BleWu Serial port BLE WU.

26.4.2 enum _serial_manager_type

Enumerator

kSerialManager_NonBlocking None blocking handle. **kSerialManager_Blocking** Blocking handle.

26.4.3 enum serial manager status

Enumerator

kStatus SerialManager Success. Success.

kStatus SerialManager Error Failed.

kStatus_SerialManager_Busy Busy.

kStatus_SerialManager_Notify Ring buffer is not empty.

kStatus_SerialManager_Canceled the non-blocking request is canceled

kStatus_SerialManager_HandleConflict The handle is opened.
kStatus_SerialManager_RingBufferOverflow The ring buffer is overflowed.
kStatus_SerialManager_NotConnected The host is not connected.

26.5 Function Documentation

26.5.1 serial_manager_status_t SerialManager_Init (serial_handle_t serialHandle, const serial_manager_config_t * serialConfig_)

This function configures the Serial Manager module with user-defined settings. The user can configure the configuration structure. The parameter serialHandle is a pointer to point to a memory space of size SERIA-L_MANAGER_HANDLE_SIZE allocated by the caller. The Serial Manager module supports three types of serial port, UART (includes UART, USART, LPSCI, LPUART, etc.), USB CDC and swo. Please refer to serial_port_type_t for serial port setting. These three types can be set by using serial_manager_config_t.

Example below shows how to use this API to configure the Serial Manager. For UART,

```
#define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
serial_manager_config_t config;
serial_port_uart_config_t uartConfig;
config.type = kSerialPort_Uart;
config.ringBuffer = &s_ringBuffer[0];
config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
uartConfig.instance = 0;
uartConfig.clockRate = 24000000;
uartConfig.baudRate = 115200;
uartConfig.parityMode = kSerialManager_UartParityDisabled;
uartConfig.stopBitCount = kSerialManager_UartOneStopBit;
uartConfig.enableRx = 1;
uartConfig.enableTx = 1;
uartConfig.enableRxRTS = 0;
uartConfig.enableTxCTS = 0;
config.portConfig = &uartConfig;
SerialManager_Init((serial_handle_t)s_serialHandle, &config);
```

For USB CDC,

```
#define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)

* static SERIAL_MANAGER_HANDLE_DEFINE (s_serialHandle);

* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];

* 
* serial_manager_config_t config;

* serial_port_usb_cdc_config_t usbCdcConfig;

* config.type = kSerialPort_UsbCdc;

* config.ringBuffer = &s_ringBuffer[0];

* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;

* usbCdcConfig.controllerIndex = kSerialManager_UsbControllerKhci0;

* config.portConfig = &usbCdcConfig;

* SerialManager_Init((serial_handle_t)s_serialHandle, &config);
```

serialHandle	Pointer to point to a memory space of size SERIAL_MANAGER_HANDLE_SIZ-
	E allocated by the caller. The handle should be 4 byte aligned, because unaligned
	access doesn't be supported on some devices. You can define the handle in the
	following two ways: SERIAL_MANAGER_HANDLE_DEFINE(serialHandle); or
	uint32_t serialHandle[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) -
	1U) / sizeof(uint32_t))];
serialConfig	Pointer to user-defined configuration structure.

Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager Success	The Serial Manager module initialization succeed.

serial manager_status_t SerialManager Deinit (serial handle_t 26.5.2 serialHandle)

This function de-initializes the serial manager module instance. If the opened writing or reading handle is not closed, the function will return kStatus_SerialManager_Busy.

Parameters

serialHandle	The serial manager module handle pointer.
--------------	---

Return values

kStatus_SerialManager Success	The serial manager de-initialization succeed.
kStatus_SerialManager Busy	Opened reading or writing handle is not closed.

26.5.3 serial_manager_status_t SerialManager OpenWriteHandle (serial_handle_t serialHandle, serial write handle t writeHandle)

This function Opens a writing handle for the serial manager module. If the serial manager needs to be used in different tasks, the task should open a dedicated write handle for itself by calling SerialManager-OpenWriteHandle. Since there can only one buffer for transmission for the writing handle at the same time, multiple writing handles need to be opened when the multiple transmission is needed for a task.

serialHandle	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
writeHandle	The serial manager module writing handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_WRITE_HANDLE_DEFINE(writeHandle); or uint32_t writeHandle[((SERIAL_MANAGER_W-RITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];

Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager HandleConflict	The writing handle was opened.
kStatus_SerialManager Success	The writing handle is opened.

Example below shows how to use this API to write data. For task 1,

```
static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle1);
SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
 , (serial_write_handle_t)s_serialWriteHandle1);
SerialManager_InstallTxCallback((
 serial_write_handle_t)s_serialWriteHandle1,
                           Task1_SerialManagerTxCallback,
                           s_serialWriteHandle1);
SerialManager_WriteNonBlocking((
 serial_write_handle_t)s_serialWriteHandle1,
                          s_nonBlockingWelcome1,
                          sizeof(s_nonBlockingWelcome1) - 1U);
```

For task 2,

```
static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle2);
static uint8_t s_nonBlockingWelcome2[] = "This is non-blocking writing log for task2!\r";
SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
 , (serial_write_handle_t)s_serialWriteHandle2);
{\tt SerialManager\_InstallTxCallback((()))}
 serial_write_handle_t)s_serialWriteHandle2,
                                  Task2_SerialManagerTxCallback,
                                  s_serialWriteHandle2);
SerialManager_WriteNonBlocking((
  serial_write_handle_t)s_serialWriteHandle2,
                                 s_nonBlockingWelcome2,
                                 sizeof(s_nonBlockingWelcome2) - 1U);
```

26.5.4 serial_manager_status_t SerialManager_CloseWriteHandle (serial_write_handle_t writeHandle)

This function Closes a writing handle for the serial manager module.

writeHandle	The serial manager module writing handle pointer.
-------------	---

Return values

kStatus_SerialManager	The writing handle is closed.
Success	

26.5.5 serial_manager_status_t SerialManager_OpenReadHandle (serial_handle_t serialHandle, serial_read_handle_t readHandle)

This function Opens a reading handle for the serial manager module. The reading handle can not be opened multiple at the same time. The error code kStatus_SerialManager_Busy would be returned when the previous reading handle is not closed. And there can only be one buffer for receiving for the reading handle at the same time.

Parameters

serialHandle	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
readHandle	The serial manager module reading handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_READ_HAND-LE_DEFINE(readHandle); or uint32_t readHandle[((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];

Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager Success	The reading handle is opened.
kStatus_SerialManager Busy	Previous reading handle is not closed.

Example below shows how to use this API to read data.

```
SerialManager ReadNonBlocking((
  serial_read_handle_t)s_serialReadHandle,
                               s_nonBlockingBuffer,
                               sizeof(s_nonBlockingBuffer));
```

26.5.6 serial_manager_status_t SerialManager_CloseReadHandle (serial_read_handle_t readHandle)

This function Closes a reading for the serial manager module.

Parameters

readHandle	The serial manager module reading handle pointer.
------------	---

Return values

kStatus_SerialManager	The reading handle is closed.
Success	

serial_manager_status_t SerialManager_WriteBlocking (serial-_write_handle_t writeHandle, uint8_t * buffer, uint32 t length)

This is a blocking function, which polls the sending queue, waits for the sending queue to be empty. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

Note

The function SerialManager WriteBlocking and the function SerialManager WriteNonBlocking cannot be used at the same time. And, the function SerialManager_CancelWriting cannot be used to abort the transmission of this function.

Parameters

writeHandle	The serial manager module handle pointer.
-------------	---

Function Documentation

buffer	Start address of the data to write.
length	Length of the data to write.

Return values

kStatus_SerialManager Success	Successfully sent all data.
kStatus_SerialManager Busy	Previous transmission still not finished; data not all sent yet.
kStatus_SerialManager Error	An error occurred.

serial_manager_status_t SerialManager ReadBlocking (serial-_read_handle_t readHandle, uint8_t * buffer, uint32_t length

This is a blocking function, which polls the receiving buffer, waits for the receiving buffer to be full. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

Note

The function SerialManager_ReadBlocking and the function SerialManager_ReadNonBlocking cannot be used at the same time. And, the function SerialManager_CancelReading cannot be used to abort the transmission of this function.

Parameters

readHandle	The serial manager module handle pointer.
buffer	Start address of the data to store the received data.
length	The length of the data to be received.

Return values

kStatus_SerialManager	Successfully received all data.
Success	

Function Documentation

kStatus_SerialManager Busy	Previous transmission still not finished; data not all received yet.
kStatus_SerialManager Error	An error occurred.

This is a non-blocking function, which returns directly without waiting for all data to be sent. When all data is sent, the module notifies the upper layer through a TX callback function and passes the status parameter kStatus_SerialManager_Success. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

Note

The function SerialManager_WriteBlocking and the function SerialManager_WriteNonBlocking cannot be used at the same time. And, the TX callback is mandatory before the function could be used.

Parameters

writeHandle	The serial manager module handle pointer.
buffer	Start address of the data to write.
length	Length of the data to write.

Return values

kStatus_SerialManager	Successfully sent all data.
Success	
kStatus_SerialManager Busy	Previous transmission still not finished; data not all sent yet.
kStatus_SerialManager Error	An error occurred.

26.5.10 serial_manager_status_t SerialManager_ReadNonBlocking (serial_read_handle_t readHandle, uint8 t * buffer, uint32 t length)

This is a non-blocking function, which returns directly without waiting for all data to be received. When all data is received, the module driver notifies the upper layer through a RX callback function and passes the

status parameter kStatus_SerialManager_Success. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

Note

The function SerialManager_ReadBlocking and the function SerialManager_ReadNonBlocking cannot be used at the same time. And, the RX callback is mandatory before the function could be used.

Parameters

readHandle	The serial manager module handle pointer.
buffer	Start address of the data to store the received data.
length	The length of the data to be received.

Return values

kStatus_SerialManager Success	Successfully received all data.
kStatus_SerialManager Busy	Previous transmission still not finished; data not all received yet.
kStatus_SerialManager Error	An error occurred.

26.5.11 serial_manager_status_t SerialManager_TryRead (serial_read_handle_t readHandle, uint8_t * buffer, uint32_t length, uint32_t * receivedLength)

The function tries to read data from internal ring buffer. If the ring buffer is not empty, the data will be copied from ring buffer to up layer buffer. The copied length is the minimum of the ring buffer and up layer length. After the data is copied, the actual data length is passed by the parameter length. And There can only one buffer for receiving for the reading handle at the same time.

Parameters

readHandle	The serial manager module handle pointer.
buffer	Start address of the data to store the received data.
length	The length of the data to be received.
receivedLength	Length received from the ring buffer directly.

Return values

kStatus_SerialManager Success	Successfully received all data.
kStatus_SerialManager Busy	Previous transmission still not finished; data not all received yet.
kStatus_SerialManager Error	An error occurred.

26.5.12 serial_manager_status_t SerialManager CancelWriting (serial write handle t writeHandle)

The function cancels unfinished send transmission. When the transfer is canceled, the module notifies the upper layer through a TX callback function and passes the status parameter kStatus_SerialManager_-Canceled.

Note

The function SerialManager_CancelWriting cannot be used to abort the transmission of the function SerialManager_WriteBlocking.

Parameters

writeHandle	The serial manager module handle pointer.
-------------	---

Return values

kStatus_SerialManager Success	Get successfully abort the sending.
kStatus_SerialManager Error	An error occurred.

serial_manager_status_t SerialManager_CancelReading (serial_read_handle_t readHandle)

The function cancels unfinished receive transmission. When the transfer is canceled, the module notifies the upper layer through a RX callback function and passes the status parameter kStatus_SerialManager_-Canceled.

Note

The function SerialManager_CancelReading cannot be used to abort the transmission of the function SerialManager_ReadBlocking.

Parameters

readHandle	The serial manager module handle pointer.
------------	---

Return values

kStatus_SerialManager Success	Get successfully abort the receiving.
kStatus_SerialManager Error	An error occurred.

This function is used to install the TX callback and callback parameter for the serial manager module. When any status of TX transmission changed, the driver will notify the upper layer by the installed callback function. And the status is also passed as status parameter when the callback is called.

Parameters

writeHandle	The serial manager module handle pointer.
callback	The callback function.
callbackParam	The parameter of the callback function.

Return values

kStatus_SerialManager	Successfully install the callback.
Success	

This function is used to install the RX callback and callback parameter for the serial manager module. When any status of RX transmission changed, the driver will notify the upper layer by the installed callback

	•	4 •	T	4 4 •
н	iin	ction	i I)aciim	entatior

nction. And the status is also passed as status parameter when the callback is called.	

Parameters

readHandle	The serial manager module handle pointer.
callback	The callback function.
callbackParam	The parameter of the callback function.

Return values

kStatus_SerialManager	Successfully install the callback.
Success	

26.5.16 static bool SerialManager needPollingIsr (void) [inline], [static]

This function is used to check if need polling ISR.

Return values

TRUE if need polling.	
-------------------------	--

26.5.17 serial_manager_status_t SerialManager EnterLowpower (serial_handle_t serialHandle)

This function is used to prepare to enter low power consumption.

Parameters

serialHandle	The serial manager module handle pointer.
--------------	---

Return values

kStatus_SerialManager	Successful operation.
Success	

26.5.18 serial_manager_status_t SerialManager ExitLowpower (serial_handle_t serialHandle)

This function is used to restore from low power consumption.

Function Documentation

Parameters

serialHandle	The serial manager module handle pointer.
--------------	---

Return values

kStatus_SerialManager	Successful operation.
Success	

26.5.19 void SerialManager_SetLowpowerCriticalCb (const serial_manager_lowpower_critical_CBs_t * pfCallback)

Parameters

pfCallback	Pointer to the function structure used to allow/disable lowpower.
------------	---

26.6 Serial Port Uart

26.6.1 Overview

Macros

- #define SERIAL_PORT_UART_DMA_RECEIVE_DATA_LENGTH (64U) serial port uart handle size
- #define SERIAL_USE_CONFIGURE_STRUCTURE (0U)

 Enable or disable the configure structure pointer.

Typedefs

typedef enum
 _serial_port_uart_parity_mode serial_port_uart_parity_mode_t
 serial port uart parity mode

• typedef enum

_serial_port_uart_stop_bit_count serial_port_uart_stop_bit_count_t serial port uart stop bit count

Enumerations

```
    enum _serial_port_uart_parity_mode {
        kSerialManager_UartParityDisabled = 0x0U,
        kSerialManager_UartParityEven = 0x2U,
        kSerialManager_UartParityOdd = 0x3U }
        serial port uart parity mode
        enum _serial_port_uart_stop_bit_count {
        kSerialManager_UartOneStopBit = 0U,
        kSerialManager_UartTwoStopBit = 1U }
        serial port uart stop bit count
```

26.6.2 Enumeration Type Documentation

26.6.2.1 enum _serial_port_uart_parity_mode

Enumerator

```
kSerialManager_UartParityDisabled Parity disabled.kSerialManager_UartParityEven Parity even enabled.kSerialManager_UartParityOdd Parity odd enabled.
```

26.6.2.2 enum _serial_port_uart_stop_bit_count

Enumerator

kSerialManager_UartOneStopBit One stop bit.kSerialManager_UartTwoStopBit Two stop bits.

26.7 Serial Port SWO

26.7.1 Overview

Data Structures

 struct _serial_port_swo_config serial port swo config struct More...

Macros

• #define SERIAL_PORT_SWO_HANDLE_SIZE (12U) serial port swo handle size

Typedefs

```
    typedef enum
    _serial_port_swo_protocol serial_port_swo_protocol_t
        serial port swo protocol
    typedef struct
    _serial_port_swo_config serial_port_swo_config_t
        serial port swo config struct
```

Enumerations

```
    enum _serial_port_swo_protocol {
        kSerialManager_SwoProtocolManchester = 1U,
        kSerialManager_SwoProtocolNrz = 2U }
        serial port swo protocol
```

26.7.2 Data Structure Documentation

26.7.2.1 struct _serial_port_swo_config

Data Fields

- uint32_t clockRate
 clock rate
 uint32_t baudRate
 baud rate
 uint32_t port
 - Port used to transfer data.
 serial port swo protocol t pro
- serial_port_swo_protocol_t protocol SWO protocol.

26.7.3 Enumeration Type Documentation

26.7.3.1 enum _serial_port_swo_protocol

Enumerator

kSerialManager_SwoProtocolManchester SWO Manchester protocol. kSerialManager_SwoProtocolNrz SWO UART/NRZ protocol.

26.7.4 CODEC Adapter

26.7.4.1 Overview

Enumerations

```
• enum {
 kCODEC_WM8904,
 kCODEC_WM8960,
 kCODEC_WM8524,
 kCODEC_SGTL5000,
 kCODEC_DA7212,
 kCODEC_CS42888,
 kCODEC_CS42448,
 kCODEC_AK4497,
 kCODEC_AK4458,
 kCODEC_TFA9XXX,
 kCODEC_TFA9896,
 kCODEC_WM8962,
 kCODEC_PCM512X,
 kCODEC PCM186X }
   codec type
```

26.7.4.2 Enumeration Type Documentation

26.7.4.2.1 anonymous enum

Enumerator

```
kCODEC_WM8904 wm8904
kCODEC WM8960 wm8960
kCODEC WM8524 wm8524
kCODEC_SGTL5000 sgtl5000
kCODEC_DA7212 da7212
kCODEC CS42888 CS42888.
kCODEC_CS42448 CS42448.
kCODEC_AK4497 AK4497.
kCODEC_AK4458 ak4458
kCODEC TFA9XXX tfa9xxx
kCODEC TFA9896 tfa9896
kCODEC_WM8962 wm8962
kCODEC_PCM512X pcm512x
kCODEC_PCM186X pcm186x
```

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.-com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, Kinetis, Processor Expert, and Tower are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, Keil, Mbed, Mbed Enabled, and Vision are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2021 NXP B.V.

