
Data sheet acquired from Harris Semiconductor SCHS079

RECOMMENDED FOR

CD4522B Types

Advance Information/ **Preliminary Data**



CMOS Programmable BCD Divide-by-"N" Counter

High-Voltage Types (20-Volt Rating) Standard symmetrical output charac-

Features:

- Internally synchronous for high internal and external speeds.
- Logic edge-clocked design increments on positive Clock transition or on negative Clock Inhibit transition.
- 100% tested for quiescent current at 20-V.
- 5-V, 10-V, and 15-V parametric ratings.
- teristics.
- Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C.
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."

CD4522B programmable BCD counter has a decoded "0" state output for divide-by-N applications. In single stage operation the "0" output is tied to the Preset Enable input. The Cascade Feedback allows multiple stage divide-by-N operation without the need for external gating. A HIGH on the Clock Inhibit disables the pulse-counting function. A HIGH on the Master Reset asynchronously resets the divide-by-N operation. The output is presented in BCD format.

The CD4522B types are supplied in 16-lead dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Applications:

- Frequency synthesizers
- Phase-locked loops
- Programmable down counters
- Programmable frequency dividers


MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal)-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS-0.5V to VDD +0.5V DC INPUT CURRENT, ANY ONE INPUT±10mA POWER DISSIPATION PER PACKAGE (PD): **DEVICE DISSIPATION PER OUTPUT TRANSISTOR** STORAGE TEMPERATURE RANGE (T_{Stg})-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):

TRUTH TABLES

CLOCK	CLOCK INHIBIT		MASTER RESET	ACTION
0	0	0	0	No Count
_	0	0	0	Count Down
X	1	0	0. 5.	No Count
1 1	\sim	l o	0	Count Down
Х	X	1	0	Preset
Х	х	Х	1	Reset

X = Don't Care

		OUTPUTS							
Count	Qo	Q ₁	Q ₂	Q ₃					
0	0	0	0	0					
1] 1 [0	0	- 0					
C. 200	Θ .	1	0	0					
3-2"	es fer	1	0	0 -					
4	0	0 .	1	0 -					
5	1	0	. 1	0					
6	0	1 .	1 1	0					
. 7	1 1	1	1	0					
8	0	0	0	1					
9	1.5	0 .	lo	1					



a. Basic diagram.




Fig. 1 - Logic diagram for the CD4522B.

RECOMMENDED OPERATING CONDITIONS at T_A = 25°C, except as noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

•		*			
CHARACTERISTICS	V _{DD}	LIMITS		UNITS	
	(V)	Min.	Max.		
Supply-Voltage Range (For T _A = Full Package- Temperature Range		3	18	v	
Pulse Width: Clock, tw(cc)	5 10 15	250 100 80		ns	
Preset Enable, tw(cc)	5 10 15	250 100 80	_	ns	
Master Reset, tw(_{MR})	5 10 15	350 250 200		пѕ	
Clock Frequency, fcL	5 10 15	_	1.5 3.0 4.0	MHz	
Clock Rise and Fall Time trop, trop	5 10 15	<u>+</u> -	15 15 15	μs	
Preset Enable Set-up Time, t _{su}	5 10 15	0 0 0		ns	
Preset Enable Hold Time, t _h	5 10 15	75 25 20		ns	
Master Reset Removal Time, t _{rem}	5 10 15	130 50 30		, ns	




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC	cc	NDITION	IS	LIMITS AT INDICATED TEMPERATURES (°C)					PC)	UNITS	
÷ .	v _o	Vin	V _{DD}						+25]
	(v)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	<u></u>
Quiescent Device		0, 5	5	5	5	150	150		0.04	5	
Current, IDD Max.	_	0, 10	10	10	10	300	300	_	0.04	10]
		0, 15	15	20	20	600	600	_	0.04	20	μΑ
		0, 20	20	100	100	3000	3000	_	0.08	100	
Output Low	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6]
IoL Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8		
Output High	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_]
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6]
I _{он} Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Voltage:	_	0, 5	5	0.05			_	0	0.05		
Low-Level,		0, 10	10	0.05 — 0 0.00				0.05			
V _{OL} Max.		0, 15	15	0.05 — 0 0.05				0.05			
Output Voltage:		0, 5	5		4.	95		4.95	5		
High-Level	_	0, 10	10		9.	95		9.95	10	_	
V _{он} Min.		0, 15	15		. 14	.95		14.95	15		V
Input low	0.5, 4.5	_	5					1.5] '		
Voltage, V _{IL} Max.	1, 9	-	10	3 3				3]		
	1.5, 13.5		15			4		_	_	4]
Input High	0.5, 4.5	_	5	3.5 3.5			_	_]		
Voltage, V _{IH} Min.	1, 9		10	7 7]		
_	1.5, 13.5	_	15	11 11			_				
Input Current, I _{IN} Max.	_	0, 18	18	±0.1	±0.1	±1.	±1	_	±10 ⁻⁵	±0.1	μΑ




Fig. 4 — Typical output high (source) current characteristics.







Fig. 5 — Minimum output high (source) current characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}C$, Input t_r , $t_f=20$ ns, $C_i=50$ pF, R_L , = 200 k Ω

	TEST COI	NDITIONS	LIMITS			UNITS	
CHARACTERISTIC		V _{DD} (V)	Min.	Тур.	Max.	UNITS	
Propagation Delay Time; t _{PHL} , t _{PLH:}		5		550	1100		
Clock to "Q" outputs		10		225	450	ns	
Clock to Q. outputs	1	15		160	320		
* ·		5	. –	420	710		
Clock to "0" output		10	–	160	270	ns	
		15	_	110	190	ļ	
. "		5	_	270 .	540	1	
Clock inhibit to "Q" outputs		10	-	100	200	ns	
		15		70	140	ļ	
		5	_	270	540		
Master reset to "Q" outputs		10	—	100	200	ns	
		15	_	70	. 140	ļ	
		5		0	0		
Preset Enable Setup Time, t _{su}		10	-	0	0	ns	
		15		0	0	ļ	
		5		75	150		
Preset Enable Hold Time, th		10	· · — · · ·	25	50	ns	
		15		20	40		
		5		130	260	1	
Master Reset Removal Time, trem		10	_	50	100	ns	
· 		115		30	60		
		5	_	100	200		
Transition Time, t _{THL} , t _{TLH}		10	-	50	100	ns	
		15	<u> </u>	40	80		
Minimum Pulse Width		5	_	125	250		
Clask t		10	<u> </u>	50	100	ns	
Clock, tw(cL)		15		40	80		
		5	_	125	250		
Preset Enable, tw(PE)		10	-	50	100	ns	
		15		40	80	<u> </u>	
		5	_	175	350		
Master Reset, twime		10	-	125	250	ns	
·		15		100	200		
		5	_	3	1.5		
Max Clock Freq, fcL		10	-	6	3.0	MHz	
		15	6:	8	4.0	1	
Max Clock or Clock Inhibit Rise &		5	<u> </u>		15		
		10	-	_	15	us	
Fall Time, t _{TLH} , t _{THL}	4. (4.0)	15			15	:	
Input Capacitance, CiN	Anv	Input	_	5	7.5	pF	







TERMINAL ASSIGNMENT





Fig. 7 — Quiescent device current test circuit.

Fig. 8 — Input current test circuit.


Fig. 9 — Input voltage test circuit.

APPLICATION CIRCUITS




From		То		Donne of N		
Stage	Pin	Stage	Pin	Range of N		
LSD	"0"	Ali	PE	LSD < N < MSD		
N	"0"	N-1	CF	LSD+1 <n<msd< td=""></n<msd<>		
N	"0₃"	N+1	CL	LSD < N < MSD-1		

Fig. 10 — 2-Stage Programmable Down Counter (One Cycle)



Fro	From)	Bongs of N	
Stage	Płn	Stage Pin		Range of N	
LSD	"0"			LSD < N < MSD	
N	"0"	N-1	CF	LSD + 1 < N < MSD	
N	"03"	N+1	CL	LSD < N < MSD-1	

Fig. 11 — 2-Stage Programmable Frequency Divider



Dimensions and pad layout for CD4522BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated