


8-BIT ADDRESSABLE LATCH

The SN54/74LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable.

- Serial-to-Parallel Conversion
- Eight Bits of Storage With Output of Each Bit Available
- Random (Addressable) Data Entry
- · Active High Demultiplexing or Decoding Capability
- Easily Expandable
- Common Clear

CONNECTION DIAGRAM DIP (TOP VIEW)



PIN NAMES

LOADING (Note a)


		HIGH	LOW
A ₀ , A ₁ , A ₂	Address Inputs	0.5 U.L.	0.25 U.L.
<u>D</u>	Data Input	0.5 U.L.	0.25 U.L.
<u>E</u>	Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
С	Clear (Active LOW) input	0.5 U.L.	0.25 U.L.
Q_0 to Q_7	Parallel Latch Outputs (Note b)	10 U.L.	5 (2.5) U.L.

NOTES:

- a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

SN54/74LS259

8-BIT ADDRESSABLE LATCH LOW POWER SCHOTTKY




GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SN54/74LS259

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The SN54/74LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the

addressed output will follow the state of the D input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the SN54/74LS259 as an addressable latch, changing more then one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The truth table below summarizes the operations.

MODE SELECTION

TRUTH TABLE PRESENT OUTPUT STATES

Е	C	MODE
L	Н	Addressable Latch
Н	Н	Memory
L	L	Active HIGH Eight-Channel Demultiplexer
Н	L	Clear

С	Ε	D	A ₀	Α1	A ₂	Q_0	Q_1	Q_2	Q_3	Q_4	Q_5	Q_6	Q ₇	MODE
L	Н	Χ	Χ	Х	Χ	L	L	L	L	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	L	L	L	L	L	Demultiplex
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L	
L	L	L	Н	L	L	L	L	L	L	L	L	L	L	
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L	
•	•	•		•					•					
•	•	•		•					•					
•	•	•		•					•					
•	•	•		•					•					
•	•	•		•					•					
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	Н	
Н	Н	Χ	Χ	Х	Х	Q _{N-1}							—	Memory
Н	П	Τ	L	L	L	L	Q _{N-1}	Q _{N-1}	Q _{N-1} –				 	Addressable
Н	L	Н	L	L	L	Н	Q_{N-1}							Latch
Н	L	L	Н	L	L	Q_{N-1}	L							
Н	L	Н	Н	L	L	Q_{N-1}	Н							
•	•	•		•					•					
•	•	•		•					•					
•	•	•		•					•					
•	•	•		•					•					
•	•	•		•					•					
Н	L	L	Н	Н	Н	Q_{N-1}						Q_{N-1}	L	
Н	L	Н	Н	Н	Н	Q_{N-1}					>	Q _{N-1}	Н	

$$\begin{split} &\text{X} = \text{Don't Care Condition} \\ &\text{L} = \text{LOW Voltage Level} \\ &\text{H} = \text{HIGH Voltage Level} \\ &\text{Q}_{N-1} = \text{Previous Output State} \end{split}$$

SN54/74LS259

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

	Symbol Parameter		Limits					
Symbol			Min	Тур	Max	Unit	Tes	st Conditions
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input All Inputs	HIGH Voltage for
\/	Input I OW Voltage	54			0.7	V	Guaranteed Input	LOW Voltage for
V _{IL}	Input LOW Voltage	74			0.8	\ \ \	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =	–18 mA
V	Output HIGH Voltage	54	2.5	3.5		V	V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table	
VOH		74	2.7	3.5		V		
Voi	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table
1	Input HICH Current				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
l IIH	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V
I _I L	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current (Note	-20		-100	mA	V _{CC} = MAX		
Icc	Power Supply Current				36	mA	V _{CC} = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tPLH tPHL	Turn-Off Delay, Enable to Output Turn-On Delay, Enable to Output		22 15	35 24	ns ns	
tPLH tPHL	Turn-Off Delay, Data to Output Turn-On Delay, Data to Output		20 13	32 21	ns ns	C _L = 15 pF
tplH tpHL	Turn-Off Delay, Address to Output Turn-On Delay, Address to Output		24 18	38 29	ns ns	
t _{PHL}	Turn-On Delay, Clear to Output		17	27	ns	

AC SET-UP REQUIREMENTS (TA = 25° C, V_{CC} = 5.0 V)

		Limits			
Symbol	Parameter	Min	Тур	Max	Unit
t _S	Input Setup Time	20			ns
t _W	Pulse Width, Clear or Enable	15			ns
th	Hold Time, Data	5.0			ns
th	Hold Time, Address	20			ns

SN54/74LS259

AC WAVEFORMS




Figure 1. Turn-on and Turn-off Delays, Enable To Output and Enable Pulse Width






Figure 2. Turn-on and Turn-off Delays, Data to Output



OTHER CONDITIONS: $\overline{E} = L$, $\overline{C} = L$, D = H

Figure 3. Turn-on and Turn-off Delays, Address to Output



OTHER CONDITIONS: $\overline{C} = H$, A = STABLE

Figure 4. Setup and Hold Time, Data to Enable





Figure 5. Turn-on Delay, Clear to Output




OTHER CONDITIONS: $\overline{C} = H$


Figure 6. Setup Time, Address to Enable (See Notes 1 and 2)


NOTES:

- 1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- 2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.



Case 648-08 N Suffix 16-Pin Plastic





- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE. 751B-01 IS OBSOLETE, NEW STANDARD 751B-03.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 DIMENSION "L" TO CENTER OF LEADS WHEN
 FORMED PARALLEL.
- DIMENSION "B" DOES NOT INCLUDE MOLD
- ROUNDED CORNERS OPTIONAL. 648-01 THRU -07 OBSOLETE, NEW STANDARD

	MILLIM	HES			
DIM	MIN	MAX	MIN	MAX	
Α	18.80	19.55	0.740	0.770	
В	6.35	6.85	0.250	0.270	
С	3.69	4.44	0.145	0.175	
D	0.39	0.53	0.015	0.021	
F	1.02	1.77	0.040	0.070	
G	2.54	BSC	0.100 BSC		
Н	1.27	BSC	0.050	BSC	
J	0.21	0.38	0.008	0.015	
K	2.80	3.30	0.110	0.130	
L	7.50	7.74	0.295	0.305	
М	0°	10°	0°	10°	
S	0.51	1.01	0.020	0.040	

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
 4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.
 5. 620-01 THRU -08 OBSOLETE, NEW STANDARD 620-0.9
 - 620-09.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	19.05	19.55	0.750	0.770	
В	6.10	7.36	0.240	0.290	
С	1	4.19	_	0.165	
D	0.39	0.53	0.015	0.021	
E	1.27	BSC	0.050 BSC		
F	1.40	1.77	0.055	0.070	
G	2.54	BSC	0.100 BSC		
J	0.23	0.27	0.009	0.011	
K	_	5.08	_	0.200	
L	7.62 BSC		0.300 BSC		
M	0°	15°	0°	15°	
N	0.39	0.88	0.015	0.035	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

