BCD-to-Seven Segment Decoder

The MC14558B decodes 4–bit binary coded decimal data dependent on the state of auxiliary inputs, Enable and $\overline{\text{RBI}}$, and provides an active–high seven–segment output for a display driver.

An auxiliary input truth table is shown, in addition to the BCD to seven–segment truth table, to indicate the functions available with the two auxiliary inputs.

Leading Zero blanking is easily obtained with an external flip—flop in time division multiplexed systems displaying most significant decade first.

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Segment Blanking for All Illegal Input Combinations
- Lamp Test Function
- Capability for Suppression of Non–Significant Zeros
- Lamp Intensity Function
- Capable of Driving Two Low–power TTL Loads. One Low–power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

MAXIMUM RATINGS* (Voltages referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	– 0.5 to + 18	V
Input Voltage, All Inputs	V _{in}	– 0.5 to V _{DD} + 0.5	V
DC Input Voltage, per Pin	l _{in}	± 10	mAdc
Operating Temperature Range	T _A	- 55 to + 125	°C
Power Dissipation, per Package†	PD	500	mW
Storage Temperature Range	T _{stg}	- 65 to + 150	°C

^{*} Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

AUXILIARY INPUT TRUTH TABLE

Enable Pin 3	RBI Pin 5	BCD Input Code	RBO Pin 4	Function Performed
0	0	Х	0	Lamp Test
0	1	Х	1	Blank Segments
1	1	0	1	Display Zero
1	0	0	0	Blank Segments
1	Х	1 – 9	1	1-9 Displayed

X = Don't Care

RBI = Ripple Blanking Input RBO = Ripple Blanking Output

MC14558B



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648




D SUFFIX SOIC CASE 751B

ORDERING INFORMATION

MC14XXXBCP Plastic MC14XXXBCL Ceramic MC14XXXBD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages.



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

		V _{DD}	- 5	5°C		25°C		125	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" Le	vel V _{OL}	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or V_{DD}	vel V _{OH}	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage "0" Le (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	vel V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	vel V _{IH}	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) Sou (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	lOH	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2		- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	1111	- 1.7 - 0.36 - 0.9 - 2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	nk I _{OL}	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8	_ _ _	0.36 0.9 2.4	_ _ _	mAdc
Input Current	l _{in}	15	_	±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance	C _{in}	_	_	_	_	5.0	7.5	_	1	pF
Quiescent Current (Per Package) V _{in} = 0 or V _D I _{out} = 0 µA	I _{DD}	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, a buffers switching)	lΤ	5.0 10 15			$I_T = (2$	I.2 μΑ/kHz) f 2.4 μΑ/kHz) f 3.6 μΑ/kHz) f	+ I _{DD}			μAdc

#Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level = 1.0 V min @ $V_{DD} = 5.0 \text{ V}$ 2.0 V min @ V_{DD} = 10 V 2.5 V min @ V_{DD} = 15 V

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L - 50) \text{ V}_{DD}f$$

where: IT is in μA (per package), C_L in pF, V_{DD} in V, and f in kHz is input frequency.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \le (V_{in})$ or $V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

^{**}The formulas given are for the typical characteristics only at 25 $^{\circ}\text{C}.$

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$; see Figure 1)

Characteristic	Symbol	V _{DD}	Min	Тур	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) \text{ C}_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) \text{ C}_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) \text{ C}_L + 10 \text{ ns}$	^t TLH	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Output Fall Time t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	^t THL	5.0 10 15	<u> </u>	100 50 40	200 100 80	ns
Propagation Delay Time tpLH = (1.7 ns/pF) C _L + 495 ns tpLH = (0.66 ns/pF) C _L + 187 ns tpLH = (0.5 ns/pF) C _L + 120 ns	^t PLH	5.0 10 15	_ _ _	580 220 145	1160 440 230	ns
Propagation Delay Time tpHL = (1.7 ns/pF) C _L + 695 ns tpHL = (0.66 ns/pF) C _L + 242 ns tpHL = (0.5 ns/pF) C _L + 160 ns	^t PHL	5.0 10 15	_	780 275 185	1560 550 370	ns

^{*} The formulae given are for the typical characteristics only.

TRUTH TABLE

Inputs					Outputs*									
Enable Pin 3	RBI Pin 5	D Pin 6	C Pin 2	B Pin 1	A Pin 7	a Pin 13	b Pin 12	c Pin 11	d Pin 10	e Pin 9	f Pin 15	g Pin 14	RBO Pin 4	Display
1	1	0	0	0	0	1	1	1	1	1	1	0	1	
1	Х	0	0	0	1	0	0	0	0	1	1	0	1	1
1	Х	0	0	1	0	1	1	0	1	1	0	1	1	<u>-</u> -
1	Х	0	0	1	1	1	1	1	1	0	0	1	1	∄
1	Х	0	1	0	0	0	1	1	0	0	1	1	1	'-;
1	Х	0	1	0	1	1	0	1	1	0	1	1	1	与
1	Х	0	1	1	0	0	0	1	1	1	1	1	1	5
1	Х	0	1	1	1	1	1	1	0	0	0	0	1	7
1	Х	1	0	0	0	1	1	1	1	1	1	1	1	\exists
1	Х	1	0	0	1	1	1	1	0	0	1	1	1	'7'
1	0	0	0	0	0	0	0	0	0	0	0	0	0	Blank
0	0	Х	Х	Х	Х	1	1	1	1	1	1	1	0	B
0	1	Х	Х	Х	Х	0	0	0	0	0	0	0	1	Blank

^{*} All non-valid BCD input codes produce a blank display.





Figure 1. Signal Waveforms

X = Don't Care

LOGIC DIAGRAM



TYPICAL APPLICATIONS




Figure 2. Leading and Trailing Zero Suppression with Lamp Test




Figure 3. Leading and Trailing Zero Suppression with PWM Intensity Blanking and No Lamp Test





Figure 4. Zero Suppression with Lamp Test and Intensity Blanking

OUTLINE DIMENSIONS

L SUFFIX CERAMIC DIP PACKAGE CASE 620-10



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEAD WHEN
 FORMED PARALLEL.
 DIMENSION F MAY NARROW TO 0.76 (0.030)
 WHERE THE LEAD ENTERS THE CERAMIC

	INC	HES	MILLIN	METERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.750	0.785	19.05	19.93		
В	0.240	0.295	6.10	7.49		
С		0.200		5.08		
D	0.015	0.020	0.39	0.50		
Е	0.050	BSC	1.27 BSC			
F	0.055	0.065	1.40	1.65		
G	0.100	BSC	2.54 BSC			
Н	0.008	0.015	0.21	0.38		
K	0.125	0.170	3.18	4.31		
L	0.300	BSC	7.62	BSC		
М	0°	15°	0 °	15°		
N	0.020	0.040	0.51	1.01		

P SUFFIX

PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
С	0.145	0.175	3.69	4.44		
D	0.015	0.015 0.021		0.53		
F	0.040	0.70	1.02	1.77		
G	0.100	BSC	2.54 BSC			
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
M	0°	10°	0°	10 °		
S	0.020	0.040	0.51	1.01		

OUTLINE DIMENSIONS



- DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES			
DIM	MIN	MIN MAX		MIN MAX MIN		MAX
Α	9.80	10.00	0.386	0.393		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27	BSC	0.050 BSC			
J	0.19	0.25	0.008	0.009		
K	0.10	0.25	0.004	0.009		
М	0°	7°	0°	7°		
Р	5.80	6.20	0.229	0.244		
R	0.25	0.50	0.010	0.019		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marare registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912: Phoenix. Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



