

February 1988

CD4031BM/CD4031BC 64-Stage Static Shift Register

General Description

The CD4031BM/CD4031BC is an integrated, complementary MOS (CMOS), 64-stage, fully static shift register. Two data inputs, DATA IN and RECIRCULATE IN, and a MODE CONTROL input are provided. Data at the DATA input (when MODE CONTROL is low) or data at the RECIRCULATE input (when MODE CONTROL is high), which meets the setup and hold time requirements, is entered into the first stage of the register and is shifted one stage at each positive transition of the CLOCK.

Data output is available in both true and complement forms from the 64th stage. Both the DATA OUT (Q) AND $\overline{\text{DATA}}$ $\overline{\text{OUT}}$ ($\overline{\text{Q}}$) outputs are fully buffered.

The CLOCK input of the CD4031BM/CD4031BC is fully buffered, and present only a standard input load capacitance. However, a DELAYED CLOCK OUTPUT (CL_D) has been provided to allow reduced clock drive fan-out and transition time requirements when cascading packages.

Features

■ Wide supply voltage range 3.0V to 15V
■ High noise immunity 0.45 V_{DD} (typ.)
■ Low power TTL fan out of 2 driving 74L compatibility or 1 driving 74LS

compatibility or 1 driving 74LS

■ Fully static operation

DC to 8 MHz

V_{DD} = 10V (typ.)

■ Fully buffered clock input

5 pF (typ.)

Fully buffered clock input 5 pF (typ.) input capacitance

■ Single phase clocking requirements

■ Delayed clock output for reduced clock drive requirements

■ Fully buffered outputs


■ High current sinking capability

1.6 mA

Q output


 $@V_{DD} = 5V \text{ and } 25^{\circ}C$

Logic and Connection Diagrams



TL/F/5962-1

Dual-In-Line Package



Order Number CD4031B

Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{DD}) -0.5V to +18VInput Voltage (V_{IN}) $-0.5 \mbox{V}$ to $\mbox{V}_{\mbox{DD}} + 0.5 \mbox{V}$ Storage Temperature Range (T_S) -65° C to $+150^{\circ}$ C

Power Dissipation (PD)

700 mW Dual-In-Line 500 mW Small Outline 260°C Lead Temp. (T_L) (Soldering, 10 sec.)

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{DD}) 3V to 15V Input Voltage (V_{IN}) 0V to $V_{\mbox{\scriptsize DD}}$

Operating Temperature Range (T_A) CD4031BM

 -55°C to $+125^{\circ}\text{C}$ CD4031BC -40°C to $+85^{\circ}\text{C}$

DC Electrical Characteristics (Note 2) CD4031BM

| Symbol | Parameter | Conditions | −55°C | | + 25°C | | | + 125°C | | Units | |
|-----------------|---|---|-----------------------|----------------------|-----------------------|------------------------|----------------------|-----------------------|----------------------|----------------|--|
| Syllibol | raiailletei | Conditions | | Max | Min | Тур | Max | Min | Мах | Oille | |
| I _{DD} | Quiescent Device Current | $V_{DD} = 5V, V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 10V, V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 15V, V_{IN} = V_{DD} \text{ or } V_{SS}$ | | 5 10 20 | | 0.01 0.01 0.02 | 5 10 20 | | 150 300 600 | μΑ μΑ μΑ | |
| V _{OL} | Low Level Output Voltage | $ \begin{vmatrix} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{vmatrix} V_{IH} = V_{DD}, V_{IL} = 0V, \big I_{O}\big < 1 \; \mu A $ | | 0.05 0.05 0.05 | | 0 0 0 | 0.05 0.05 0.05 | | 0.05 0.05 0.05 | V V | |
| V _{OH} | High Level Output Voltage | $ \begin{vmatrix} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{vmatrix} V_{IH} = V_{DD}, V_{IL} = 0V, I_O < 1 \ \mu A $ | 4.95 9.95 14.95 | | 4.95 9.95 14.95 | 5 10 15 | | 4.95 9.95 14.95 | | V V V | |
| V _{IL} | Low Level Input Voltage | $ \begin{vmatrix} V_{DD} = 5V, V_O = 0.5V \text{ or } 4.5V \\ V_{DD} = 10V, V_O = 1.0V \text{ or } 9.0V \\ V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V \\ \end{vmatrix} I_O < 1 \; \mu \text{A} $ | | 1.5 3.0 4.0 | | 2.25 4.5 6.75 | 1.5 3.0 4.0 | | 1.5 3.0 4.0 | V V V | |
| V _{IH} | High Level Input Voltage | $ \begin{vmatrix} V_{DD} = 5V, V_O = 0.5V \text{ or } 4.5V \\ V_{DD} = 10V, V_O = 1.0V \text{ or } 9.0V \\ V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V \\ \end{vmatrix} I_O < 1 \; \mu\text{A} $ | 3.5 7.0 11.0 | | 3.5 7.0 11.0 | 2.75 5.5 8.25 | | 3.5 7.0 11.0 | | V V V | |
| l _{OL} | Low Level Output Current, Q Output (Note 3) | $ \begin{aligned} &V_{DD} = 5V, V_O = 0.4V \\ &V_{DD} = 10V, V_O = 0.5V \\ &V_{DD} = 15V, V_O = 1.5V \end{aligned} \end{aligned} V_{IH} = V_{DD} \\ &V_{IL} = 0V$ | 2.3 5.1 10.5 | | 1.9 4.2 8.8 | 3.8 8.4 17 | | 1.3 2.8 6.1 | | mA mA mA | |
| loL | | $ \begin{vmatrix} V_{DD} = 5V, V_O = 0.4V \\ V_{DD} = 10V, V_O = 0.5V \\ V_D = 15V, V_O = 1.5V \end{vmatrix} V_{IH} = V_{DD} \\ V_{IL} = 0V $ | 0.64 1.6 4.2 | | 0.51 1.3 3.4 | 0.88 2.25 8.8 | | 0.36 0.9 2.4 | | mA mA mA | |
| Гон | High Level Output Current, All Outputs (Note 3) | $ \begin{vmatrix} V_{DD} = 5V, V_O = 4.6V \\ V_{DD} = 10V, V_O = 9.5V \\ V_{DD} = 15V, V_O = 13.5V \end{vmatrix} \begin{vmatrix} V_{IH} = V_{DD} \\ V_{IL} = 0V \end{vmatrix} $ | -0.64 -1.6 -4.2 | | -0.51 -1.3 -3.4 | -0.88 -2.25 -8.8 | | -0.36 -0.9 -2.4 | | mA mA mA | |
| I _{IN} | Input Current | $V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$ | | -0.1 0.1 | | -10 ⁻⁵ | | | -1.0 1.0 | μA μA | |

Truth Tables

Mode Control (Data Selection)

| Mode Control | Data In | Recirculate In | Data Into First Stage |
|-----------------|------------|-------------------|--------------------------|
| 0 | 0 | X | 0 |
| 0 | 1 | Х | 1 |
| 1 | Х | 0 | 0 |
| 1 | X | 1 | 1 |

Each Stage

| D _n | CL | Q _n |
|----------------|----|----------------|
| 0 | \ | 0 |
| 1 | / | 1 |
| Х | ~ | NC |
| | | |

X = irrelevant NC = no change $\mathcal{L} = Low to High level transition$ $\mathcal{L} = High to Low level transition$


| Symbol | Parameter | Conditions | −40°C | | + 25°C | | | + 85°C | | Units |
|-----------------|---|--|-----------------------|----------------------|-----------------------|------------------------|----------------------|-----------------------|----------------------|------------------|
| | rarameter | Conditions | | Max | Min | Тур | Max | Min | Max | |
| I _{DD} | Quiescent Device Current | $V_{DD} = 5V$, $V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 10V$, $V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 15V$, $V_{IN} = V_{DD}$ or V_{SS} | | 20 40 80 | | 0.01 0.01 0.02 | 20 40 80 | | 150 300 600 | μΑ μΑ μΑ |
| V _{OL} | Low Level Output Voltage | $ \begin{cases} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ \end{cases} V_{IH} = V_{DD}, V_{IL} = 0V, I_O < 1 \; \mu A $ | | 0.05 0.05 0.05 | | 0 0 0 | 0.05 0.05 0.05 | | 0.05 0.05 0.05 | V V |
| V _{OH} | High Level Output Voltage | $ \begin{cases} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ \end{cases} V_{IH} = V_{DD}, V_{IL} = 0V, \left I_O \right < 1 \; \mu A $ | 4.95 9.95 14.95 | | 4.95 9.95 14.95 | 5 10 15 | | 4.95 9.95 14.95 | | \ \ \ \ |
| V _{IL} | Low Level Input Voltage | $ \begin{array}{l} V_{DD} = 5V, V_O = 0.5V \text{ or } 4.5V \\ V_{DD} = 10V, V_O = 1.0V \text{ or } 9.0V \\ V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V \\ \end{array} \bigg\} \Big I_O \Big < 1 \; \mu \text{A} \\$ | | 1.5 3.0 4.0 | | 2.25 4.5 6.75 | 1.5 3.0 4.0 | | 1.5 3.0 4.0 | \ \ \ |
| V _{IH} | High Level Input Voltage | $ \begin{array}{l} V_{DD} = 5V, V_O = 0.5V \text{or} 4.5V \\ V_{DD} = 10V, V_O = 1.0V \text{or} 9.0V \\ V_{DD} = 15V, V_O = 1.5V \text{or} 13.5V \\ \end{array} \bigg\} \Big I_O \Big < 1 \mu \text{A} \\$ | 3.5 7.0 11.0 | | 3.5 7.0 11.0 | 2.75 5.5 8.25 | | 3.5 7.0 11.0 | | \ \ \ |
| l _{OL} | Low Level Output Current, Q Output (Note 3) | $ \begin{array}{l} V_{DD} = 5V, V_O = 0.4V \\ V_{DD} = 10V, V_O = 0.5V \\ V_{DD} = 15V, V_O = 1.5V \end{array} \} \begin{array}{l} V_{IH} = V_{DD} \\ V_{IL} = 0V \end{array} $ | 1.8 4.0 8.7 | | 1.6 3.5 7.5 | 3.8 8.4 17 | | 1.3 2.8 6.1 | | mA mA mA |
| loL | Low Level Output Current, \overline{Q} and CL_D Outputs (Note 3) | $ \begin{array}{l} V_{DD} = 5V, V_O = 0.4V \\ V_{DD} = 10V, V_O = 0.5V \\ V_{DD} = 15V, V_O = 1.5V \end{array} \} \begin{array}{l} V_{IH} = V_{DD} \\ V_{IL} = 0V \end{array} $ | 0.52 1.3 3.6 | | 0.44 1.1 3.0 | 0.88 2.25 8.8 | | 0.36 0.9 2.4 | | mA mA mA |
| l _{OH} | High Level Output Current, All Outputs (Note 3) | $ \begin{cases} V_{DD} = 5V, V_O = 4.6V \\ V_{DD} = 10V, V_O = 9.5V \\ V_{DD} = 15V, V_O = 13.5V \end{cases} V_{IH} = V_{DD} \\ V_{IL} = 0V $ | -0.52 -1.3 -3.0 | | -0.44 -1.1 -3.0 | -0.88 -2.25 -8.8 | | -0.36 -0.9 -2.4 | | mA mA mA |
| I _{IN} | Input Current | $V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$ | | -0.3 0.3 | | -10^{-5} 10^{-5} | -0.3 0.3 | | -1.0 1.0 | μA μA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of 'Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Note 3: $I_{\mbox{\scriptsize OH}}$ and $I_{\mbox{\scriptsize OL}}$ are tested one output at a time.

Switching Time Waveforms



TL/F/5962-3


AC Electrical Characteristics* $T_A=25^{\circ}\text{C, }C_L=50\text{ pF, }R_L=200\text{k, Input }t_f=t_f=20\text{ ns, unless otherwise specified}$

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|-------------------------------------|---|----------------|-----|-----|-----|-------|
| t _{PHL} , t _{PLH} | Propagation Delay Time, Clock to Q and \overline{Q} | $V_{CC} = 5V$ | | 300 | 600 | ns |
| | | $V_{CC} = 10V$ | | 125 | 250 | ns |
| | | $V_{CC} = 15V$ | | 100 | 200 | ns |
| t _{PHL} , t _{PLH} | Propagation Delay Time, Clock to CLD | $V_{CC} = 5V$ | | 125 | 250 | ns |
| | | $V_{CC} = 10V$ | | 60 | 125 | ns |
| | | $V_{CC} = 15V$ | | 50 | 100 | ns |
| t _{THL} , t _{TLH} | Output Transition Time, All Outputs | $V_{CC} = 5V$ | | 100 | 200 | ns |
| | | $V_{CC} = 10V$ | | 50 | 100 | ns |
| | | $V_{CC} = 15V$ | | 40 | 80 | ns |
| tsun | Minimum Data Setup Time, DATA IN or | $V_{CC} = 5V$ | | 100 | 200 | ns |
| t _{SU1} | RECIRCULATE IN to Clock | $V_{CC} = 10V$ | | 50 | 100 | ns |
| | | $V_{CC} = 15V$ | | 40 | 80 | ns |
| t_{H_0} | Minimum Data Hold Time, Clock to DATA IN | $V_{CC} = 5V$ | | 100 | 200 | ns |
| t _{H1} | or RECIRCULATE IN | $V_{CC} = 10V$ | | 50 | 100 | ns |
| | | $V_{CC} = 15V$ | | 40 | 80 | ns |
| t _{WL} , t _{WH} | Minimum Clock Pulse Width | $V_{CC} = 5V$ | | 150 | 30 | ns |
| | | $V_{CC} = 10V$ | | 60 | 125 | ns |
| | | $V_{CC} = 15V$ | | 50 | 100 | ns |
| f _{CL} | Maximum Clock Frequency | $V_{CC} = 5V$ | 1.6 | 3.2 | | MHz |
| | | $V_{CC} = 10V$ | 4.0 | 8.0 | | MHz |
| | | $V_{CC} = 15V$ | 5.0 | 10 | | MHz |
| t _{RCL} , t _{FCL} | Maximum Clock Input Rise and Fall Times | $V_{CC} = 5V$ | 15 | | | μs |
| | (Note 4) | $V_{CC} = 10V$ | 10 | | | μs |
| | | $V_{CC} = 15V$ | 5 | | | μs |
| C _{IN} | Input Capacitance | Any Input | | 5 | 7.5 | pF |


^{*}AC Parameters are guaranteed by DC correlated testing.

Note 4: When clocking cascaded packages in parallel, one should insure that: $t_{r CL} \le 2$ ($t_{PD} - t_{H}$) where: $t_{PD} =$ the propagation delay of the driving stage and $t_{H} =$ the hold time of the driven stage.


 $\begin{array}{c} \textbf{Block Diagram} \\ \text{cascading packages using DELAYED CLOCK (CLD) output} \end{array}$



TL/F/5962-4



Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N) Order Number CD4031BMN or CD4031BCN NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National Semiconductor