
- Multiplexed Inputs/Outputs
   Provide Improved Bit Density
- 3-State Outputs Drive Bus Lines Directly
- Sign Extend Function
- Direct Overriding Clear


#### description

These low-power Schottky eight-bit shift registers feature multiplexed input/output data ports to achieve full eight-bit data handling in a single 20-pin package. Serial data may be entered into the shift-right register through either the D0 or the D1 input as selected by the data select input. A serial output (QH') is also provided to facilitate expansion. Synchronous parallel loading is accomplished by taking both the register enable and the S/P inputs low. This places the three-state input/output ports in the data input mode. Data are entered on the low-to-high transition of the clock. The data extend function repeats the sign in the QA flip-flop during shifting. A direct overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not interfere with synchronous operation of the register.

SN54LS322A . . . J OR W PACKAGE SN74LS322A . . . DW OR N PACKAGE (TOP VIEW)



# SN54LS322A . . . FK PACKAGE (TOP VIEW)



#### **FUNCTION TABLE**

	INPUTS								INPUTS/OUTPUTS						
OPERATION	CLR	REGISTER ENABLE G	S/P	SIGN EXTEND SE	DATA SELECT DS	OUTPUT ENABLE OE	CLK	A/Q <sub>A</sub>	B/QB	c/Q <sub>C</sub> .	н/о <sub>Н</sub>	OUTPUT Q <sub>H</sub>			
Class	L	н	Х	Х	X	L	X	L	L	L	L	L			
Clear	L	×	Н	X	X	L	×	L	L	L	L	L			
Hold	Н	Н	Х	Х	Х	L	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	QH0	Q <sub>H0</sub>			
Shift Right	Н	L	Н	Н	L	L	1	D0	Q <sub>An</sub>	Q <sub>Bn</sub>	$Q_{Gn}$	QGn			
Silit Right	Н	L	Н	Н	Н	L	1	D1	$Q_{An}$	$Q_{Bn}$	$Q_{Gn}$	$Q_{Gn}$			
Sign Extend	∴H	L	Н	L	Х	L	1	Q <sub>An</sub>	Q <sub>An</sub>	$Q_{Bn}$	$Q_{Gn}$	Q <sub>Gn</sub>			
Load	Н	L	L	X	×	X	†	а	b	С	h	h			

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the  $S/\overline{P}$  input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

† = transition from low to high level

 $Q_{A0}\dots Q_{H0}$  = the level of  $Q_A$  through  $Q_H$ , respectively, before the indicated steady-state conditions were established


 $Q_{An} \dots Q_{Hn}$  = the level of  $Q_A$  through  $Q_H$ , respectively, before the most recent 1 transition of the clock

D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively

a...h = the level of steady-state inputs at inputs A through H respectively




# logic diagram (positive logic)






#### logic symbol†



 $^\dagger$ This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.

### schematics of inputs and outputs



# SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)															7 V
Input voltage															7 V
Off-state output voltage															7 V
Operating free-air temperature range:	SN54LS322A										-5	5°(	C to	125	5°C
	SN74LS322A											0	°C t	to 70	o°c
Storage temperature											-6	5°(	C to	150	n°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

			SN54LS322A			SN				
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.7			0.5	V	
Юн	High-level output current	Q <sub>A</sub> thru Q <sub>H</sub>			- 1		-	-2.6		
.Он	- ingriever output current	Q <sub>H</sub> ′			-0.4			-0.4	mA	
lOL	Low-level output current	Q <sub>A</sub> thru Q <sub>H</sub>			12			24		
·OL		Q <sub>H</sub> ′			4			8	mA	
f <sub>clock</sub>	Clock frequency		0		20	0		20	MHz	
tw(clock)	Width of clock pulse	Clock high	30			30				
-W(Clock)	width of clock palse	Clock low	10		********	10			ns	
tw(clear)		Clear low	20			20			ns	
		Data select	101			10↑				
		High-level data†	20t			201				
t <sub>su</sub>	Setup time	Low-level data <sup>†</sup>	201			201		***		
-su	Sotop timo	Clear inactive-state	201			201			ns	
		Register enable G high	35↑	•		35↑				
		Register enable G low	50↑			501				
		Data select	10t			10↑				
th	Hold time	Data <sup>†</sup>	21			21				
-11	Trong Giffe	Register enable high or low	Of			01			ns	
TA	Operating free-air temperature		- 55		125	0	***	70	°C	

<sup>&</sup>lt;sup>†</sup>Data includes the two serial inputs and the eight input/output data lines.



<sup>†</sup>The arrow indicates that the rising edge of the clock pulse is used for reference.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAE	RAMETER		ST CONDITION	et	SI	N54LS32	22A	SN	174LS32	22A	UNIT	
FAF	MINIETER	16	SICONDITION	3'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK		V <sub>CC</sub> = MIN,	$I_1 = -18 \text{ mA}$				- 1.5			1.5	V	
Vон	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	VIL = MAX,	2.4	3.2		2.4	3.1		v	
VOH	QH'	IOH = MAX		į.	2.5	3.4		2.7	3.4		v .	
	QA thru QH			I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4		
VoL	-A min ch	V <sub>CC</sub> = MIN,	$V_{IH} = 2 V$ ,	I <sub>OL</sub> = 24 mA					0.35	0.5	V	
·OL	Q <sub>H</sub>	VIL = MAX		1 <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	] "	
	-11			I <sub>OL</sub> = 8 mA					0.35	0.5		
lozh	Q <sub>A</sub> thru Q <sub>H</sub>	$V_{CC} = MAX$ ,	$V_{IH} = 2 V$ ,	V <sub>O</sub> = 2.7 V			40			40	μА	
IOZL	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX,	V <sub>1H</sub> = 2 V,	V <sub>O</sub> = 0.4 V			- 0.4			0.4	mA	
Iį	A thru H			V <sub>I</sub> = 5.5 V	0.1			0.1				
	Data select	V <sub>CC</sub> = MAX		V <sub>I</sub> = 7 V			0.2			0.2	mA	
'1	Sign extend	ACC - MAX		V <sub>1</sub> = 7 V			0.3			0.3	"'^	
	Any other			V <sub>1</sub> = 7 V			0.1			0.1		
	A thru H, DS						40			40		
ЧΗ	Sign extend	$V_{CC} = MAX$ ,	V <sub>I</sub> = 2.7 V				60			60	μΑ	
	Any other						20			20		
	Data select						- 0.8			- 0.8		
l <sub>IL</sub>	Sign extend	$V_{CC} = MAX$ ,	$V_I = 0.4 V$				- 1.2			- 1.2	mA	
	Any other						- 0.4			- 0.4	1	
loo8	Q <sub>A</sub> thru Q <sub>H</sub>	V00 - MAY	Vo = 2.25	V (for 54LS only)	- 15		- 65	- 30		- 130		
los§	Q <sub>H</sub> ′	VCC = MAX,	VO = 2.25	v (lor 54LS only)	- 10		- 50	- 20		<b>– 100</b>	mA	
Icc		V <sub>CC</sub> = MAX				35	60		35	60	mA.	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONE	MIN	TYP	MAX	UNIT	
f <sub>max</sub>	·		See Note 2		20	35	***************************************	MHz
tPLH	CLK	QH'	P 240	0 = 15 = 5		22	33	
tPHL	CLK	ФН	$R_L = 2 k\Omega$ , See Note 2	C <sub>L</sub> = 15 pF,		26	35	ns
tPHL	CLR	QH'	See Note 2			27	35	ns
<sup>t</sup> PLH	CLK	On thru On				16	25	
tPHL.	CLK	Q <sub>A</sub> thru Q <sub>H</sub>	D - 005 0			22	33	ns
tPHL.	CLR	Q <sub>A</sub> thru Q <sub>H</sub>	R <sub>L</sub> = 665 Ω,	$C_L = 45 pF$ ,		22	35	ns
<sup>t</sup> PZH	-	O - 45 O	See Note 2			15	35	
tPZL	ŌĒ	Q <sub>A</sub> thru Q <sub>H</sub>				15	35	ns
tPHZ		On thru Ou	$R_L = 665 \Omega$ ,	C <sub>L</sub> = 5 pF,		15	25	
<sup>t</sup> PLZ	ŌĒ	Q <sub>A</sub> thru Q <sub>H</sub>	See Note 2			15	25	ns

 $<sup>\</sup>P_{\mathsf{fmax}} \equiv \mathsf{maximum} \ \mathsf{clock} \ \mathsf{frequency}$ 

tpZL ≡ output enable time to low level

 $\begin{array}{ll} \mbox{tp}_{LH} \equiv \mbox{propagation delay time, low-to-high-level output} & \mbox{tp}_{HZ} \equiv \mbox{output disable time from high level} \\ \mbox{tp}_{HL} \equiv \mbox{propagation delay time, high-to-low-level output} & \mbox{tp}_{LZ} \equiv \mbox{output disable time from low level} \\ \end{array}$ 

tpZH ≡ output enable time to high level

NOTE 2: For testing f<sub>max</sub>, all outputs are loaded simultaneously, each with C<sub>L</sub> and R<sub>L</sub> as specified for the propagation times. Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated