

Data sheet acquired from Harris Semiconductor SCHS029B – Revised June 2003

CMOS Quad AND/OR Select Gate

High-Voltage Types (20-Volt Rating)


CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single 2-input OR gate. Selection is accomplished by control bits K_a and K_b. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.

The CD4019B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4019B Types

Features:

- Medium-speed operation
- \cdots tpHL = tpLH = 60 ns (typ.) at CL = 50 pF, VDD = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard
 No. 138, "Standard Specifications for Description of 'B'
 Series CMOS Devices"
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V
 2.5 V at V_{DD} = 15 V



Applications:


- AND-OR select gating
- Shift-right/shift-left registers
- True/complement selection
- AND/OR/Exclusive-OR selection

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

Voltages referenced to VSS Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For T _A = +100°C to +125°C	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package	Types)100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s m	nax +265°C

TERMINAL DIAGRAM Top View



TRUTH TABLE

*	Ka Kb	An,	Bn	Dn]]
0 1 X 1 1 1 0 0 0 0 0 X X 0 0 1 1 0 0 1 1 1 1	-	1		1			*Ku ⑨——>—
0 1 X 0 0 0 0 X X 0 1 1 0 0 0 1 1 0 1 1 1 1 1 0 1 1 1 1 1							
1 1 0 0 0 1 1 0 1 1 1 1 0 1 1 1 1 1 1 X = Don't Care		X					* Nb (4)
1 1 1 0 1 1 1 1 1 1 X = Don't Care	1 1	0	0	0			*44 (15)
X = Don't Care		1	1 '				*****
	1 1	1	1	1			*84 ①
*	X = Do	n't C	are				*A3 ②—
*			<u> </u>			V _{DD}	¥ ×83 ③—
* INPUTS			$\circ \downarrow$	- ~~	,	$\overline{+}$	*A2 4
* INPUTS F			*			*	*B2 ⑤
			⊢ NP BY	UTS	P	PROTECTED PROTECTION	PROTECTION * BI 7

Fig. 1-Logic diagram.

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD} (V)	Min.	Max.	Units
Supply Voltage Pange (For T _A = Full Package Temperature Range)	1	3	18	>

92CS - 35272

STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						- Z C		
TERISTIC	v _o	VIN	v_{DD}					+25			† †	
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	s	
Quiescent	_	0,5	. 5	1	1	30	30	_	0.02	1		
Device	-	0,10	10	2	2	60	60		0.02	2	μΑ	
Current, I _{DD}	_	0,15	15	4	4	120	120		0.02	4		
Max.		0,20	20	20	20	600	600	·· ·· - ·	0.04	20] .	
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_		
Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_] ,	
OL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	1	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		1	
I _{OH} Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		1	
Output Voltage:	-	0,5	5	0.05			_	0	0.05			
Low-Level,		0,10	10	0.05			_		0.05			
VOL Max.		0,15	15	0.05			_	0	0.05] _		
Output Voltage:	_	0,5	5		4	.95		4.95	5	_	1 *	
High-Level,	-	0,10	10	9.95 9.95 10				-]			
V _{OH} Min.	_	0,15	15		14	.95		14.95	15	_		
Input Low Voltage, VIL Max.	0.5,4.5	_	5	1.5 – –				1.5	\square			
	1,9	_	10	3			-	_	3]		
	1.5,13.5	_	15	4				_	_	4	V	
Input High Voltage, V _{IH} Min.	0.5,4.5		5		3	3.5		3.5] *	
	1,9	_	10		7 7 –]		
	1.5,13.5	_	15			11		11	_			
Input Current I _{IN} Max.	_	0,18	18	±0.1	±0.1	±1	±1		±10 ⁻⁵	±0.1	μА	




Fig. 2 - Typical output low (sink) current




Fig. 3 - Minimum output low (sink) current characteristics.




Fig. 4 - Typical output high (source) current characteristics.





Fig. 5 — Minimum output high (source) current characteristics.



CD4019B Types

Fig. 6- Typical transition time as a function of load capacitance.




Fig. 7 - Propagation delay time as a function of load capacitance.

CD4019B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

				UNITS		
CHARACTERISTIC	CONDITIO	CONDITIONS				
	<u>.</u>	V _{DD} (V)	Min.	Тур.	Max.	
Proposition Delay Times	T .	5	-	150	300	
Propagation Delay Time; [†] PLH, [†] PHL		10	_	60	120	ns
		15	-	50	100	1
		5		100	200	
Transition Time;	ľ	10	_	50	100	ns
tthl, ttlh	l	15	-	40	80	1
Input Capacitance, C _{IN}	All A and B Inputs		_	5	7.5	pF
	K _a and K _b Inputs		_	10	15	pF




Fig. 8 — Typical dynamic power dissipation as a function of input frequency.




Fig. 9 — Dynamic power dissipation test circuit.

Fig. 10 — Quiescent device current test circuit.

Fig. 11 - Input voltage test circuit.

Fig. 12 - Input current test circuit.

TYPICAL APPLICATIONS




Fig. 13 - AND/OR select gating.




Fig. 14 - "Shift left/shift right" register.

TYPICAL APPLICATIONS (CONT'D)





Fig. 15 - AND/OR Exclusive-OR selector.


Fig. 16 - "True complement" selector.



Dimensions and pad layout for CD4019BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).


The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products & application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated