



**SN54LS169B, SN54S169,
SN74LS169B, SN74S169**
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS
OCTOBER 1976—REVISED MARCH 1988

- Programmable Look-Ahead Up/Down Binary Counters
- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit

SN54LS169B, SN54S169 . . . J OR W PACKAGE
SN74LS169B, SN74S169 . . . D OR N PACKAGE



SN54LS169B, SN54S169 . . . FK PACKAGE



NC—No internal connection

description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high speed counting applications. The 'LS169B and 'S169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (ENP, ENT) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input ENT is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the Q_A output when counting up and approximately equal to the low portion of the Q_A output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, LOAD, U/D) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY		TYPICAL POWER DISSIPATION
	COUNTING UP	COUNTING DOWN	
'LS169B	35MHz	35MHz	100mW
'S169	70MHz	55MHz	500mW

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


2

TTL Devices

2-543

**SN54LS169B, SN54S169,
SN74LS169B, SN74S169
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS**

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, N, and W packages.

2

TTL Devices


2-544

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54LS169B, SN74LS169B
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.

2
TTL Devices

SN54S169, SN74S169
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

2

TTL Devices

2-546


TEXAS
INSTRUMENTS
 POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54LS169B, SN54S169, SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to binary thirteen
2. Count up to fourteen, fifteen (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen



2

TTL Devices


TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-547

SN54LS169B, SN74LS179B
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

schematics of inputs and outputs



2

TTL Devices

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS169B	– 55°C to 125°C
SN74LS169B	0°C to 70°C
Storage temperature range	– 65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54LS169B			SN74LS169B			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
I _{OH}	High-level output current			– 0.4			– 0.4	mA
I _{OL}	Low-level output current			– 1.2			– 1.2	mA
				4			8	mA
				12			24	mA
f _{clock}	Clock frequency	0		20	0		20	MHz
t _{w(clock)}	Width of clock pulse (high or low) (see Figure 1)	25			25			ns
t _{su}	Setup time, (see Figure 1)			30			30	ns
				30			30	
				35			35	
				35			35	
t _h	Hold time at any input with respect to clock (see Figure 1)	0			0			ns
T _A	Operating free-air temperature	– 55		125	0		70	°C

SN54LS169B, SN74LS169B SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†				SN54LS169B		SN74LS169B		UNIT
					MIN	TYP‡	MAX	MIN TYP‡ MAX	
V_{IK}	$V_{CC} = \text{MIN.}$	$I_I = -18 \text{ mA}$					-1.5	-1.5	V
V_{OH}	$V_{CC} = \text{MIN.},$ $V_{IL} = \text{MAX.}$	$V_{IH} = 2 \text{ V.}$	\overline{RCO}	$I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7 3.4	V
			Any Q	$I_{OH} = -1.2 \text{ mA}$	2.4	3.2		2.4 3.2	
V_{OL}	$V_{CC} = \text{MIN.},$ $V_{IL} = \text{MAX.}$	$V_{IH} = 2 \text{ V.}$	\overline{RCO}	$I_{OH} = 4 \text{ mA}$		0.25	0.4	0.25 0.4	V
				$I_{OL} = 8 \text{ mA}$				0.35 0.5	
			Any Q	$I_{OL} = 12 \text{ mA}$		0.25	0.4	0.25 0.4	
				$I_{OL} = 24 \text{ mA}$				0.35 0.5	
I_I	$V_{CC} = \text{MAX.}$	$V_I = 7 \text{ V}$					0.1		mA
I_{IH}	$V_{CC} = \text{MAX.}$	$V_I = 2.7 \text{ V}$					20	20	μA
I_{IL}	$V_{CC} = \text{MAX.}$	$V_I = 0.4 \text{ V}$	U/D, LOAD, ENP, CLK			-0.2		-0.2	mA
			All other inputs			-0.4		-0.4	
$I_{OS}\S$	$V_{CC} = \text{MAX.}$	$V_O = 0 \text{ V}$	\overline{RCO}		-20	-100	-20	-100	mA
			Any Q		-30	-130	-30	-130	
I_{CC}	$V_{CC} = \text{MAX.}$	See Note 2			28	45	28	45	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ (see note 3)

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS169B			UNIT
				MIN	TYP	MAX	
f_{max}				20	35		MHz
t_{PLH}	CLK	\overline{RCO}	$R_L = 2 \text{ k}\Omega,$ $C_L = 15 \text{ pF}$		26	40	ns
t_{PHL}		\overline{RCO}			17	25	
t_{PLH}	\overline{ENT}	\overline{RCO}			15	25	ns
t_{PHL}		\overline{RCO}			11	20	
t_{PLH}	U/D	\overline{RCO}			23	35	ns
t_{PHL}		\overline{RCO}			15	25	
t_{PLH}	CLK	Any Q	$R_L = 667 \Omega,$ $C_L = 45 \text{ pF}$		16	25	ns
t_{PHL}		Any Q			17	25	

¶ Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.



NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

2

TTL Devices

SN54S169, SN74S169
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (See Note 4)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 5)	5.5 V
Operating free-air temperature range: SN54S169 (see Note 6)	-55°C to 125°C
SN74S169	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

			SN54S169			SN74S169			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}			4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}			-1			-1			mA
Low-level output current, I_{OL}			20			20			mA
Clock frequency, f_{clock}			0		40	0		40	MHz
Width of clock pulse, $t_w(\text{clock})$ (high or low) (see Figure 1)			10			10			ns
Setup time, t_{su} (see Figure 1)	Data inputs A, B, C, D		4			4			ns
	ENP or ENT		14			14			
	Load		9			6			
	U/\overline{D}		20			20			
Hold time at any input with respect to clock, t_w (see Figure 1)			1			1			ns
Operating free-air temperature, T_A (see Note 6)			-55			125			0 70 °C

- NOTES:
4. Voltage values, except interemitter voltage, are with respect to network ground terminal.
 5. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs ENP and ENT.
 6. A SN54S169 in the W package operating at free-air temperatures above 91°C requires a heat sink that provides a thermal resistance from case to free-air, $R_{\theta CA}$, of not more than 26°C/W.

SN54S169, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54S169			SN74S169			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IH} High-level input voltage		2			2			V
V _{IL} Low-level input voltage				0.8			0.8	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -18 mA			-1.2			-1.2	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -1 mA	2.5	3.4		2.7	3.4		V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA			0.5			0.5	V
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
I _{IH} High-level input current	ENT			100			100	μA
	Load			-10			-10	μA
	Other inputs			50			50	μA
I _{IL} Low-level input current	ENT			-4			-4	mA
	Other inputs			-2			-2	mA
I _{OS} Short-circuit output current [§]	V _{CC} = MAX,	-40		-100	-40		-100	mA
I _{CC} Supply current	V _{CC} = MAX, See Note 2		100	160		100	160	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [¶]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	U/D = HIGH			U/D = LOW			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f _{max}			C _L = 15 pF, R _L = 280 Ω, See Figures 2 and 3 and Note 3	40	70		40	55		MHz
t _{PLH}	CLK	$\overline{\text{RCO}}$			14	21		14	21	ns
t _{PHL}					20	28		20	28	
t _{PLH}				CLK	Any Q		8	15		
t _{PHL}		11				15		11	15	
t _{PLH}	$\overline{\text{ENT}}$	$\overline{\text{RCO}}$					7.5	11		6
t _{PHL}					15	22		15	25	
t _{PLH} [◇]				U/D	$\overline{\text{RCO}}$		9	15		8
t _{PHL} [◇]		10				15		16	22	

[¶] f_{max} = maximum clock frequency

t_{PLH} = propagation delay time, low-to-high-level output

t_{PHL} = propagation delay time, high-to-low-level output

Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (15 for 'S169), the ripple carry output will be out of phase.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

2

TTL Devices


TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-551

**SN54LS169B, SN54S168,
SN74LS169B, SN74S169
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS**


PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{out} \approx 50 \Omega$; for 'LS169B, $t_r \leq 15$ ns, $t_f \leq 6$ ns, and for 'S169, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
B. For 'LS169B, $V_{ref} = 1.3$ V; for 'S168 and 'S169, $V_{ref} = 1.5$ V.

FIGURE 1—PULSE WIDTHS, SETUP TIMES, HOLD TIMES




VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq MHz, duty cycle \leq 50%, $Z_{out} \approx 50 \Omega$; for 'LS169B, $t_r \leq 15$ ns, $t_f \leq 5$ ns; and for 'S169, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
B. t_{PLH} and t_{PHL} from enable T input to ripple carry output assume that the counter is at the maximum count, all Q outputs high.
C. For 'LS169B, $V_{ref} = 1.3$ V; for 'S169, $V_{ref} = 1.5$ V.
D. Propagation delay time from up/down to ripple carry output must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.

FIGURE 2—PROPAGATION DELAY TIMES TO CARRY OUTPUT

**SN54LS169B, SN54S169,
SN74LS169B, SN74S169**
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

PARAMETER MEASUREMENT INFORMATION



2
TTL Devices

UP-COUNT VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{out} \approx 50 \Omega$; for 'LS169B, $t_r \leq 15$ ns, $t_f \leq 6$ ns, and 'S169, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns. Vary PRR to measure f_{max} .
B. Outputs Q_D and carry are tested at $t_n + 16$, where t_n is the bit-time when all outputs are low.
C. For 'LS169B, $V_{ref} = 1.3$ V; for 'S169, $V_{ref} = 1.5$ V.

FIGURE 3—PROPAGATION DELAY TIMES FROM CLOCK

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-553