

DM74LS563 Octal D-Type Latch with TRI-STATE® Outputs

General Description


The 'LS563 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.

This device is functionally indentical to the 'LS573, but has inverted outputs.

Connection Diagram

Dual-In-Line Package ŌĒ -v_{cc} **-** ōo 00-**−** 01 D1-D2 - 02 16 - Ö3 D3 -**-** 04 D4 -15 D5 · **-** Ō5 — Ō6 -- Ō7 D7 -12 GND --LE

Logic Symbol



Order Number DM74LS563WM or DM74LS563N See NS Package Number M208 or N20A

Pin Names	Description
D0-D7	Data Inputs
LE	Latch Enable Input (Active HIGH)
ŌĒ	TRI-STATE Output Enable Input (Active LOW)
Ō0−Ō7	TRI-STATE Latch Outputs

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Pages

Operating Free Air Temperature Range

DM74LS $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$

beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note: The "Absolute Maximum Ratings" are those values

Recommended Operating Conditions

Symbol	Parameter	DM74LS563			Units
- Cymbol	T at arriotor	Min	Nom	Max	Oilla
V _{CC}	Supply Voltage	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	٧
Гон	High Level Output Current			-2.6	mA
loL	Low Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW Dn to LE	0 0			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW Dn to LE	10 10			ns
t _w (H) t _w (L)	LE Pulse Width HIGH or LOW	15 15			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$			-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.3		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IL} = Max, V_{IH} = Min$:	0.35	0.5	v
		I _{OL} = 12 mA, V _{CC} = Min		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$			-20	μΑ
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{1L} = Max$			20	μΑ
IOZL	Off-State Output Current with Low Level Output Voltage Applied	V_{CC} = Max, V_{O} = 0.4V V_{IH} = Min, V_{IL} = Max			-20	μΑ
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-100	mA
lcc	Supply Current	V _{CC} = Max (Note 3)			40	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output loading)

Symbol	Parameter	R _L = C _L =	Units	
		Min	Max	Olitis
tplH tpHL	Propagation Delay Dn to On		23 25	ns
^t PLH tPHL	Propagation Delay LE to On		35 35	ns
^t PZH ^t PZL	Output Enable Time		28 36	ns
^t PHZ ^t PLZ	Output Disable Time		20 25	ns

Functional Description

The 'LS563 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D in-

puts a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (OE) input. When OE is LOW, the buffers are in the bi-state mode. When $\overline{\text{OE}}$ is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram

