

- 8-Bit Parallel Storage Register Inputs
- Shift Register has Direct Overriding Load and Power-Up Clear
- Guaranteed Shift Frequency . . . DC to 20 MHz

description

The 'LS589 comes in a 16-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register with 3-state outputs. Both the storage register and shift register have positive-edge triggered clocks. The shift register has a direct load (from storage) input.




SN54LS589 ... FK PACKAGE SN74LS589 ... FN PACKAGE (TOP VIEW)



NC - No internal connection

schematics of inputs and outputs



TTL DEVICES

Pin numbers shown on logic notation are for J or N packages.

'LS589 SRG8 EN ŌĞ (11) SRCK -> C3/ (13) SRLOAD (12) RCK -3D SER -(15) 1D 2D (1) (2) D (3) (4) (5) (6) (7)

Pin numbers shown on logic notation are for J or N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

2 / / // // // // // // // // // // // /	
Supply voltage, VCC (see Note 1/	7 V
Input voltage	5.5 V
Off-state output voltage	4LS589
Storage temperature range	4L5589 — 65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

logic symbol[†]

				SN54LS'		SN74LS'			UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX	
	D. I. velene			4.5	5	5.5	4.75	5	5.25	V
cc	Supply voltage			2			2			V
iH	High-level input voltage			+		0.7	1		0.8	V
<u> </u>	Low-level input voltage			+		- 1	 		- 1	mA
эн	High-level output curre	nt				8	 		16	m/
QL	Low-level output current			+			-		20	МН
SRCK	Shift clock frequency			0		20				17.11
		SRCK	High	15			15			
		SHCK	Low	35			35			ns
	Pulse duration	RCK	RCK				20			
		SRLOAD					40			\perp
t _{SU} Setup time			Data before RCK ↑				20			
			SER before SRCK 1				20			ns
	Setup time	SRLOAD inactive before SRCK 1		30			30] ''`
		RCK1 before SRLOAD 1 (see Note 2)		40			40			
t _h Hold time		Data after RCK †					0			ns
	Hold time	SER after SRCK †		0			0			↓
	Operating free-air temperature			- 55		125	0		70	°

NOTE 2: The RCK1 to SRLOAD setup time ensures the data saved by RCK1 will also be loaded into the counter.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		SN54LS'			SN74LS'			
		1201 00101110103			TYP‡	MAX	MIN	TYP ‡	MAX	דומט
VIK		V _{CC} = MIN, I _I = - 18 mA			- 1.9		T		- 1.5	v
∨он		V _{CC} = MIN, I _{OH} = -1 mA		2.4	3.2		2.4	3.2		v
VoL		VCC = MIN	IOL = 8 mA		0.25	0.4		0.25	0.4	<u>-</u>
		AGG - IMINA	IOL = 16 mA				<u> </u>	0.35	0.5	٧
lozh		V _{CC} = MAX, V _O = 2.7 V				20			20	μА
IOZL		V _{CC} = MAX, V _O = 0.4 V				- 0.2	†		- 0.2	mA
HL		V _{CC} = MAX, V _I = 7 V				- 0.1	1		- 0.1	mA
ΉΗ		V _{CC} = MAX, V ₁ = 2.7 V				20			20	μА
SER, A → H		V _{CC} = MAX, V _I = 0.4 V				- 0.4			- 0.4	
Others					- 0.2			- 0.2	mA	
los§		V _{CC} = MAX, V _O = 0 V		20		100	- 20		- 100	mΑ
	1ссн	V _{CC} ≐ MAX,			30	45	<u> </u>	30	45	
Icc	1CCL	All possible inputs grounded,			30	45	 	30	45	
	Iccz	Output open		-	35	53		35	53	mΑ

[†] For conditions shown as MIN or MAX use the appropriate values specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 2)

PARAMETER	FROM	TO (OUTPUT)	TEST CONDITIONS			'LS589			Π
	(INPUT)					MIN	TYP	MAX	UNIT
f _{max}	SRCK					20	35		MHz
^t PLH	SRCK1	он,				†	15	23	
^t PHL			RL=1kΩ,	C _L = 30 pf			20	30	ns
^t PLH	SRLOAD	ΦH,					38	57	
^t PHL	SILUADI	ΨH	ĺ				29	44	ns
t _{PLH}	RCK†	σH,	R _L = 1 kΩ,	C _L = 30 pf,	SRLOAD = L	 	41	60	ns
^t PHL							32	48	
^t PZH	ōc	QH'				 	10	15	
tPZL						-	18	27	
^t PHZ			R _L = 667 Ω,	$C_L = 5 pf$			20	30	ns
^t PLZ							1		
			<u> </u>			L	20	30	

NOTE 2: See General Information Section for load circuits and voltage waveforms.

[‡] All typical values are at $V_{CC} = 5 \text{ V, T}_{A} = 25^{\circ}\text{C}$

