# SONY

Diagonal 6.52 mm (Type 1/2.8) CMOS Solid-state Image Sensor with Square Pixel for Color Cameras

# **IMX335LQN-C**

**STARVIS** 

#### **Description**

The IMX335LQN-C is a diagonal 6.52 mm (Type 1/2.8) CMOS active pixel type solid-state image sensor with a square pixel array and 5.14 M effective pixels. This chip operates with analog 2.9 V, digital 1.2 V, and interface 1.8 V triple power supply, and has low power consumption. High sensitivity, low dark current and no smear are achieved through the adoption of R, G and B primary color mosaic filters. This chip features an electronic shutter with variable charge-integration time.

(Applications: Surveillance cameras, FA cameras, Industrial cameras)

#### **Features**

- ◆ CMOS active pixel type dots
- ◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
- ♦ Input frequency: 6 to 27 MHz / 37.125 MHz / 74.25 MHz
- ◆ Number of recommended recording pixels: 2592 (H) x 1944 (V) approx. 5.04M pixel
- ◆ Readout mode

All-pixel scan mode

Horizontal/Vertical 2/2-line binning mode

Window cropping mode

Vertical / Horizontal direction-normal / inverted readout mode

◆ Readout rate

Maximum frame rate in All-pixel scan mode 2592(H) × 1944(V) AD10bit: 60 frame / s

◆ High dynamic range (HDR) function

Multiple exposure HDR

Digital overlap HDR

- ◆ Variable-speed shutter function (resolution 1H units)
- ◆ 10-bit / 12-bit A/D converter
- ◆ CDS / PGA function

0 dB to 30dB: Analog Gain 30dB (step pitch 0.3 dB)

30.3 dB to 72dB: Analog Gain 30dB + Digital Gain 0.3 to 42dB (step pitch 0.3 dB)

◆ Supports I/O

CSI-2 serial data output ( 2 Lane / 4 Lane, RAW10 / RAW12 output)

◆ Recommended exit pupil distance: -30 mm to -∞

Sony Semiconductor Solutions Corporation reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use of these circuits.

1

E18112A84

#### **Device Structure**

- ◆ CMOS image sensor
- ◆ Image size Type 1/2.8
- ◆ Total number of pixels 2704 (H) x 2104 (V) 2ellows. 5.69 M pixels
- ◆ Number of effective pixels 2616 (H) x 1964 (V) 2ellows. 5.14 M pixels

- SUMMIC TECHNOLOGY & MERCHANDISE INC.

# **Absolute Maximum Ratings**

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage (analog 1 : 2.9 V)	AV <sub>DD1</sub>	-0.3	3.3	V	
Supply voltage (analog 2 : 2.9 V)	$AV_{DD2}$	-0.3	3.3	V	
Supply voltage (interface 1.8 V)	$OV_{DD}$	-0.3	3.3	V	
Supply voltage (digital1 : 1.2 V)	DV <sub>DD1</sub>	-0.3	2.0	V	
Supply voltage (digital 2 : 1.2 V)	DV <sub>DD2</sub>	-0.3	2.0	V	
Input voltage	VI	-0.3	OV <sub>DD</sub> + 0.3	V	Not exceed 3.3 V
Output voltage	VO	-0.3	OV <sub>DD</sub> + 0.3	V	Not exceed 3.3 V

# **Application Conditions**

Item	Symbol	Min.	Тур.	Max.	Unit
Supply voltage (analog 1 : 2.9 V)	AV <sub>DD1</sub>	2.80	2.90	3.00	V
Supply voltage (analog 2 : 2.9 V)	AV <sub>DD2</sub>	2.80	2.90	3.00	V
Supply voltage (interface 1.8 V)	$OV_{DD}$	1.70	1.80	1.90	V
Supply voltage (digital1 : 1.2 V)	DV <sub>DD1</sub>	1.10	1.20	1.30	V
Supply voltage (digital 2 : 1.2 V)	DV <sub>DD2</sub>	1.10	1.20	1.30	V
Performance guarantee temperature	Tspec	-10	_	60	°C
Operating guarantee temperature	Topr	-30	_	85	°C
Storage guarantee temperature	Tstg	-40	_	85	°C

#### **USE RESTRICTION NOTICE**

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Semiconductor Solutions Corporation ("SSS") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a SSS subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of SSS on such a use restriction notice when you consider using the Products.

#### **Use Restrictions**

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by SSS from time to time.
- You should not use the Products for critical applications which may pose a life- or injury-threatening
  risk or are highly likely to cause significant property damage in the event of failure of the Products. You
  should consult your sales representative beforehand when you consider using the Products for such
  critical applications. In addition, you should not use the Products in weapon or military equipment.
- SSS disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

#### **Design for Safety**

 SSS is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

#### **Export Control**

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

#### No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that SSS and its licensors will license any intellectual property rights in such information by any implication or otherwise. SSS will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

#### Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

## Other Applicable Terms and Conditions

The terms and conditions in the SSS additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.


General-0.0.9

# Contents


Description	1
Features	1
Device Structure	
Absolute Maximum Ratings	3
Application Conditions	
USE RESTRICTION NOTICE	4
Optical Center	7
Pixel Arrangement	
Block Diagram and Pin Configuration	9
Pin Description	
Electrical Characteristics	
DC Characteristics	
Current Consumption	
AC Characteristics	
Master Clock Waveform (INCK)	
XVS / XHS Input Characteristics In Slave Mode (XMASTER pin = High)	
XVS / XHS Input Characteristics In Master Mode (XMASTER pin = Low)	
Serial Communication	
I/O Equivalent Circuit Diagram	
Spectral Sensitivity Characteristics	
Image Sensor Characteristics	
Zone Definition	21
Image Sensor Characteristics Measurement Method	
Measurement Conditions	22
Color Coding of Physical Pixel Array	22
Definition of standard imaging conditions	
Measurement Method	
Setting Registers Using Serial Communication	
Description of Setting Registers (I <sup>2</sup> C)	24
Register Communication Timing (LC)	25
Communication Protocol	
Register Write and Read (I <sup>2</sup> C)	
Single Read from Random Location	
Single Read from Current Location	
Sequential Read Starting from Random Location	
Sequential Read Starting from Current Location	
Single Write to Random Location	
Sequential write Starting from Random Location	
Readout Drive mode	30 E
Operating mode	
Image Data Output Format (CSI-2 output)	
Frame Format	
Frame Structure	
Embedded Data Line	
Image Data Output Format	
All-pixel scan mode	
Horizontal/Vertical 2/2-line binning scan mode	
Window Cropping Mode	
Description of Various Function	
Standby Mode	
Slave Mode and Master Mode	
Gain Adjustment Function	
Black Level Adjustment Function	
Normal Operation and Inverted Operation	
Shutter and Integration Time Settings	
Example of Integration Time Setting	
Normal Exposure Operation (Controlling the Integration Time in 1H Units)	

	mber of Lines per Frame)	
Example of Integration Time Settings		. 73
Signal Output		. 74
CSI-2 output		. 74
MIPI Transmitter		. 76
Number of Internal A/D Conversion Bits Setting		. 77
Output Signal Range		. 77
<u> </u>		
· ·		
·		
Sensor Setting Flow	<u></u>	83
	<u> </u>	
	, CV	
Weasurement Method for Spot Pixels		. 88
Spot Pixel Pattern Specification		. 89
Package Outline		. 93
List of Trademark Logos and Definition Statements		. 94
	<del>*************************************</del>	
()		
/,0		
<b>(C)</b>		
<i>"</i> M"		
SUMMICTECHIN		

# **Optical Center**



### **Pixel Arrangement**




<sup>\*</sup> Reference pin number is consecutive numbering of package pin array. See the Pin Configuration for the number of each pin.


SUMMICTECK

Pixel Arrangement (Top View)

# **Block Diagram and Pin Configuration**



**Block Diagram** 



<sup>\*</sup>The N.C. pin can be connected to GND.

Pin

Pin Configuration (Bottom View)

# **Pin Description**

No.	Pin No	I/O	A/D	Symbol	Description	Remarks
1	A1	_	_	N.C.	_	GND connectable
2	A2	GND	D	VSSLCB	1.2 V GND	
3	A3	Power	D	VDDLCN	1.2 V power supply	
4	A4	Power	D	VDDLSC	1.2 V power supply	
5	A5	1	D	XMASTER	Master / Slave selection	High: Slave mode Low: Master mode
6	A6	I	D	TEST2		Connect to 1.8V power supply
7	A7	I	D	SCL	Serial clock input	I <sup>2</sup> C: SCL pin
8	A8	Power	D	VDDLSC	1.2 V power supply	
9	A9	Power	D	VDDLCN	1.2 V power supply	
10	A10	ı		N.C.	-0	GND connectable
11	B1	Power	D	VDDLSC	1.2 V power supply	
12	B2	GND	D	VSSLSC	1.2 V GND	
13	В3	_		N.C.		GND connectable
14	B4	GND	D	VSSLSC	1.2 V GND	
15	B5	I	D	TENABLE	TEST Enable	OPEN
16	B6	I	D	SLAMODE	Reference pin	Select slave address
17	B7	_	_	N.C.		GND connectable
18	B8	GND	D	VSSLSC	1.2 V GND	
19	B9	GND	D	VSSLCN	1.2 V GND	
20	B10	GND	D	VSSLCN	1.2V GND	
21	C1	Power	А	VDDLPL1	1.2 V power supply	
22	C2	GND	A	VSSLPL1	1.2 V GND	
23	C3	Power	Α	VDDHPX	2.9 V power supply	
24	C4	GND	Α	VSSHPX	2.9 V GND	
25	C5	Power	Α	VDDHCM	2.9 V power supply	
26	C6	<b>\</b> -		N.C.	_	GND connectable
27	C7	_	_	N.C.	<del>_</del>	GND connectable
28	C8	Power	Α	VDDHCM	2.9 V power supply	
29	C9	GND	Α	VSSHPX	2.9 V GND	
30	C10	Power	Α	VDDHPX	2.9 V power supply	
31	D1	0	D	TOUT	TEST output pin	OPEN
32	D2	I/O	D	XHS	Horizontal sync signal	
33	D3	_		N.C.	<del>_</del>	GND connectable
34	D8	_		N.C.	<del>_</del>	GND connectable
35	D9			N.C.	_	GND connectable
36	D10	0	Α	VBGR	Capacitor connection	
37	E1	Power	D	VDDLSC	1.2 V power supply	

No.	Pin No	I/O	A/D	Symbol	Description	Remarks
38	E2	I/O	D	XVS	Vertical sync signal	
39	E3	Power	A	VDDHCP	2.9 V power supply	
40	E8	i owei		N.C.	2.9 v power suppry	GND connectable
-	E9	— GND	_	VSSHDA	2.9 V GND	GND connectable
41			A			
42	E10	Power	A	VDDHDA	2.9 V power supply	
43	F1	Power	D	VDDMIO	1.8 V power supply	
44	F2	GND	D	VSSLSC	1.2 V GND	
45	F3	GND	Α	VSSHCP	2.9 V GND	0.15
46	F8			N.C.		GND connectable
47	F9	GND	Α	VSSHPX	2.9 V GND	·(C)·
48	F10	Power	Α	VDDHPX	2.9 V power supply	
49	G1	0	D	TEST1	Test output	OPEN
50	G2	1	D	XCLR	System clear	High: Normal Low: Clear
51	G3	0	Α	VRLS	Capacitor connection	
52	G4	Power	Α	VDDHPX	2.9 V power supply	
53	G5	Power	Α	VDDLPL2	1.2 V power supply	
54	G6	Power	D	VDDLSC	1.2 V power supply	
55	G7	Power	D	VDDLIF	1.2 V power supply	
56	G8	Power	D	VDDLIF	1.2 V power supply	
57	G9	Power	Α	VDDSUB	2.9 V power supply	
58	G10	0	Α	ASMON	Test output	OPEN
59	H1	I/O	D	SDA	Serialdata communication	I <sup>2</sup> C: SDA pin
60	H2	_	_	N.C.	_	GND connectable
61	H3	0	Α	<b>VRLT</b> ✓	Capacitor connection	
62	H4	GND	Α	VSSHPX	2.9 V GND	
63	H5	GND	А	VSSLPL2	1.2 V GND	
64	H6	GND	Ď	VSSLSC	1.2 V GND	
65	H7	GND	D	VSSLIF	1.2 V GND	
66	H8	GND	D	VSSLIF	1.2 V GND	
67	H9	GND	D	VSSLSC	1.2 V GND	
68	H10	<b>V</b> _	_	N.C.	<u> </u>	GND connectable
69	J1 🦰	_	_	N.C.		GND connectable
70	J2	GND	D	VSSLSC	1.2 V GND	
71	J3	Power	D	VDDMIO	1.8 V power supply	
72	J4	GND	Α	VSSLPL3	1.2 V GND	
73	J5	0	D	DMOP3	CSI-2 output	
74	J6	0	D	DMOP1	CSI-2 output	
75	J7	0	D	DMCKP	CSI-2 output	
76	J8	0	D	DMOP2	CSI-2 output	
77	J9	0	D	DMOP4	CSI-2 output	
78	J10	Power	D	VDDLSC	1.2 V power supply	

79 K1 80 K2 81 K3		A/D	Symbol	Description	Remarks
81 K3	_	_	N.C.	_	GND connectable
	Power	D	VDDLSC	1.2 V power supply	
	I	D	INCK	Master clock input	
82 K4	Power	А	VDDLPL3	1.2 V power supply	
83 K5	0	D	DMOM3	CSI-2 output	
84 K6	0	D	DMOM1	CSI-2 output	
85 K7	0	D	DMCKM	CSI-2 output	
86 K8	0	D	DMOM2	CSI-2 output	
87 K9	0	D	DMOM4	CSI-2 output	
88 K10	_	_	N.C.	_	GND connectable
	SECHI	OLC	GT & MI	CSI-2 output	

### **Electrical Characteristics**

#### **DC Characteristics**

Item		Pins	Symbol	Condition	Min.	Тур.	Max.	Unit
	Analog1	VDDSUB VDDHCP VDDHDA VDDHCM	AV <sub>DD1</sub>	ı	2.80	2.90	3.00	<b>V</b>
	Analog2	VDDHPX	AV <sub>DD2</sub>	_	2.80	2.90	3.00	V
Supply	Interface	VDDMIO	$OV_DD$		1.70	1.80	1.90	V
voltage	Digital1	VDDLCN VDDLSC VDDLPL1	DV <sub>DD1</sub>		1.10	1.20	1.30	V
	Digital2	VDDLPL2 VDDLPL3 VDDLIF	DV <sub>DD2</sub>	_	1.10	1.20	1.30	V
Digital input vo	ltago	XHS XVS XCLR INCK XMASTER	VIH	XVs / XHS	0.8OV <sub>DD</sub>		I	V
Digital input vo	паде	SLAMODE SCL SDA TEST2	VIL	Slave Mode		I	0.20V <sub>DD</sub>	V
		XHS XVS	VOH	XVS / XHS	OV <sub>DD</sub> -0.2	_	_	V
Digital output voltage		TOUT TEST1	VOL	Master Mode	_	_	0.2	V

# **Current Consumption**

		Ту	/p.	Ма	ax.	
Item	Symbol	Standard luminous intensity	Saturated luminous intensity	Standard luminous intensity	Saturated luminous intensity	Unit
	I <sub>AVDD1</sub>	28	27	42	41	mA
Operating current	I <sub>AVDD2</sub>	22	22	33	32	mA
MIPI CSI-2 / 4 Lane 12 bit, 30 frame/s	I <sub>OVDD</sub>	1	1	1	1	mA
All-pixel scan mode	I <sub>DVDD1</sub>	87	102	168	193	mA
	I <sub>DVDD2</sub>	32	32	62	62	mA
	I <sub>AVDD1_STB</sub>	_		0	mΑ	
	I <sub>AVDD2_STB</sub>	_		0	mA	
Standby current	I <sub>OVDD_STB</sub>			0.1		mA
	I <sub>DVDD1_STB</sub>	_	_	16	mA	
	I <sub>DVDD2_STB</sub>	_		2	.2	mA

Operating current: (Typ.) Supply voltage 2.90 V / 1.8 V / 1.2 V, Tj =  $25 ^{\circ}\text{C}$ 

(Max.) Supply voltage 3.00 V / 1.9 V / 1.3 V, Tj = 60 °C, worst state of internal circuit

operating current consumption,


Standby: (Max.) Supply voltage 3.00 V / 1.9 V / 1.3 V, Tj = 60 °C, INCK: 0 V, light-obstructed state.

Standard luminous intensity: luminous intensity at 1/3 of the sensor saturated Saturated luminous intensity: luminous intensity when the sensor is saturated.

SONY IMX335LQN-C

### **AC Characteristics**

# **Master Clock Waveform (INCK)**



INCK 37.125MHz, 74.25MHz

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
INCK clock frequency	f <sub>INCK</sub>	f <sub>INCK</sub> × 0.96	finck	f <sub>INCK</sub> × 1.02	MHz	f <sub>INCK</sub> = 37.125 MHz, 74.25 MHz
INCK Low level pulse width	t <sub>WLINCK</sub>	4	<del>-</del> ر	_	ns	f <sub>INCK</sub> = 37.125 MHz, 74.25 MHz
INCK High level pulse width	t <sub>WHINCK</sub>	4	_	_	ns	f <sub>INCK</sub> = 37.125 MHz, 74.25 MHz
INCK clock duty	_	45.0	50.0	55.0	%	Define with 0.5 × OV <sub>DD</sub>
INCK Rise time	Tr_inck	/ –	_	5	ns	20 % to 80 %
INCK Fall time	Tf_inck	_	_	5	ns	80 % to 20 %
XCLR Low level pulse width	t <sub>LOW</sub>	100	_	_	ns	


<sup>\*</sup>The INCK fluctuation affects the frame rate.

# INCK 6 to 27MHz

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
INCK clock frequency	f <sub>INCK</sub>	6	_	27	MHz	f <sub>INCK</sub> = 6 to 27MHz
INCK Low level pulse width	twlinck	5	_	_	ns	f <sub>INCK</sub> = 6 to 27MHzz
INCK High level pulse width	t <sub>WHINCK</sub>	5	_		ns	f <sub>INCK</sub> = 6t o 27MHz
INCK clock duty	_	45.0	50.0	55.0	%	Define with 0.5 × OV <sub>DD</sub>
INCK Rise time	Tr_inck	_	_	5	ns	20 % to 80 %
INCK Fall time	Tf_inck	_	_	5	ns	80 % to 20 %
XCLR Low level pulse width	t <sub>LOW</sub>	100	_	_	ns	

<sup>\*</sup>The INCK fluctuation affects the frame rate.

# XVS / XHS Input Characteristics In Slave Mode (XMASTER pin = High)



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
XHS Low level pulse width	t <sub>WLXHS</sub>	4 / f <sub>INCK</sub>	_	- 6	ns	
XHS High level pulse width	twnxns	4 / f <sub>INCK</sub>	_	7	ns	
XVS – XHS fall width	tHFDLY	0	_	1	ns	
XHS – XVS rise width	t <sub>VRDLY</sub>	1 / f <sub>INCK</sub>	>	<b>/</b>	ns	
XVS Rise time	T <sub>r_xvs</sub>			5	ns	20 % to 80 %
XVS Fall time	T <sub>f_xvs</sub>		<b>X</b> =	5	ns	80 % to 20 %
XHS Rise time	T <sub>r_xhs</sub>	7	_	5	ns	20 % to 80 %
XHS Fall time	T <sub>f_xhs</sub>	2		5	ns	80 % to 20 %

### XVS / XHS Input Characteristics In Master Mode (XMASTER pin = Low)

SUMMICTECH


<sup>\*</sup> XVS and XHS cannot be used for the sync signal to pixels.

Be sure to detect sync code to detect the start of effective pixels in 1 line.

For the output waveforms in master mode, see the item of "Slave Mode and Master Mode"

# **Serial Communication**

 $I^2C$ 



# I<sup>2</sup>C Specification


Item	Symbol	Min.	Тур.	Max.	Unit	条件
Low level input voltage	VIL	-0.3	_	$0.3 \times OV_{DD}$	V	
High level input voltage	V <sub>IH</sub>	$0.7 \times OV_{DD}$	_	1.9	V	
Low level output voltage	V <sub>OL</sub>	0	_	$0.2 \times OV_{DD}$	V	OVDD < 2 V, Sink 3 mA
High level output voltage	V <sub>OH</sub>	0.8 × OV <sub>DD</sub>	_	( <del>)</del>	V	
Output fall time	tof	_		250	ns	Load 10 pF – 400 pF, 0.7 × OV <sub>DD</sub> – 0.3 × OV <sub>DD</sub>
Input current	li	-10	þ	10	μΑ	$0.1 \times OV_{DD} - 0.9 \times OV_{DD}$
Input Capacitance for SCL / SDA	Ci	- 0	) –	10	pF	

# I<sup>2</sup>C AC Characteristics

		1			ı
Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock frequency	f <sub>SCL</sub>	0		400	kHz
Hold time (Start Condition)	t <sub>HD;STA</sub>	0.6		ı	μs
Low period of the SCL clock	t <sub>LOW</sub>	1.3		ı	μs
High period of the SCL clock	t <sub>HIGH</sub>	0.6	_	_	μs
Set-up time (Repeated Start Condition)	t <sub>SU;STA</sub>	0.6		1	μs
Data hold time	t <sub>HD;DAT</sub>	0		0.9	μs
Data set-up time	t <sub>SU;DAT</sub>	100	_	_	ns
Rise time of both SDA and SCL signals	t <sub>r</sub>	_	_	300	ns
Fall time of both SDA and SCL signals	t <sub>f</sub>	_	_	300	ns
Set-up time (Stop Condition)	t <sub>SU;STO</sub>	0.6	_		μs
Bus free time between a STOP and START Condition	t <sub>BUF</sub>	1.3	_	_	μs


# I/O Equivalent Circuit Diagram

☐: External pin



# **Spectral Sensitivity Characteristics**

(Excludes lens characteristics and light source characteristics.)



# **Image Sensor Characteristics**


(AV<sub>DD</sub> = 2.9 V, OV<sub>DD</sub> = 1.8 V, DV<sub>DD</sub> = 1.2 V, Tj = 60 °C, All-pixel scan mode, 12 bit 30 frame/s, Gain: 0 dB)

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
G sensitivity		S	1870 (429)	2200 (505)	_	Digit (mV)	1	1/30 s storage 12 bit converted value
Sensitivity	R/G	RG	0.42	_	0.58	_	2	_
ratio	B/G	BG	0.31	_	0.48	_	2	_
Saturation sign	Saturation signal		3895 (894)	_	_	Digit (mV)	3	12 bit converted value
Video signal sl	nading	SH			25	%	4	
Vertical line		VL	_	_	90	μV	5	12 bit converted value
Dark signal		Vdt	_	_	0.57 (0.13)	Digit (mV)	6	1/30 s storage 12 bit converted value
Dark signal shading		ΔVdt	_	_	0.57 (0.13)	Digit (mV)	7	1/30 s storage 12 bit converted value

Note)

- 1. Converted value into mV using 1Digit = 0.2295 mV for 12-bit output and 1Digit = 0.9180 mV for 10-bit output.
- 2. The video signal shading is the measured value in the wafer status (including color filter) and does not include characteristics of the seal glass.
- 3. The characteristics above apply to effective pixel area that is shown below.

### **Zone Definition**



#### **Image Sensor Characteristics Measurement Method**

#### **Measurement Conditions**

1. In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr / Gb channel signal output or the R / B channel signal output of the measurement system.

#### **Color Coding of Physical Pixel Array**

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The Gb signal and B signal lines and the R signal and Gr signal lines are output successively.

Gb	В	Gb	В
R	Gr	R	Gr
Gb	В	Gb	В
R	Gr	R	Gr

Color Coding Diagram

### **Definition of standard imaging conditions**

◆ Standard imaging condition I:

Use a pattern box (luminance:  $706 \text{ cd/m}^2$ , color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

- ◆ Standard imaging condition II:
  - Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.
- ◆ Standard imaging condition III:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens (exit pupil distance – 30 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

SONY

#### **Measurement Method**

#### 1. Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and substitute the values into the following formula.

$$S = (VGr + VGb) / 2 \times 100/30 [mV]$$

#### 2. Sensitivity ratio

Set the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr and Gb signal outputs to 505 mV, measure the R signal output (VR [mV]), the Gr and Gb signal outputs (VGr, VGb [mV]) and the B signal output (VB [mV]) at the center of the screen in frame readout mode, and substitute the values into the following formulas.

#### Saturation signa I

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr and Gb signal outputs, 505 mV, measure the average values of the Gr, Gb, R and B signal outputs.

#### 4. Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is 505 mV. Then measure the maximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

$$SH = (Gmax - Gmin) / 505 \times 100 [\%]$$

#### 5. Vertical Line

With the device junction temperature of  $60\,^{\circ}$ C and the device in the light-obstructed state, calculates each average output of Gr, Gb, R and B on respective columns. Calculates maximum value of difference with adjacent column on the same color (VL [ $\mu$ V]).

#### 6. Dark signal

With the device junction temperature of 60 °C and the device in the light-obstructed state, divide the output difference between 1/30 s integration and 1/300 s integration by 0.9, and calculate the signal output converted to 1/30 s integration. Measure the average value of this output (Vdt [mV]).

#### 7. Dark signal shading

After the measurement item 6, measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) of the dark signal output, and substitute the values into the following formula.


$$\Delta V dt = V dmax - V dmin [mV]$$

# **Setting Registers Using Serial Communication**

This sensor can write and read the setting values of the various registers shown in the Register Map by I<sup>2</sup>C communication. See the Register Map for the addresses and setting values to be set.

# Description of Setting Registers (I<sup>2</sup>C)

The serial data input order is MSB-first transfer. The table below shows the various data types and descriptions. Using SLAMODE pin , SLAVE address can be changed.



Pin connection of serial communication

#### **SLAVE Address**

SLAMODE pin	MSB							LSB
Low	0	0	1	1	0	1	0	R/W
High	0	0	1	0	0	0	0	R/W

<sup>\*</sup> R/W is data direction bit

#### R/W

R / W bit	Data direction	
0	Write (Master → Sensor)	
1	Read (Sensor → Master)	

# I<sup>2</sup>C pin description


Symbol	Pin No.	Remarks
SCL	A7	I <sup>2</sup> C serial clock input
SDA	H1	I <sup>2</sup> C serial data communication

SONY

IMX335LQN-C

# Register Communication Timing (I<sup>2</sup>C)


In I<sup>2</sup>C communication system, communication can be performed during the falling edge of XVS to 12H. For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed. (For the immediate reflection registers other than STANDBY, REGHOLD, XMSTA, SW\_RESET, XVSOUTSEL [1:0] and XHSOUTSEL [1:0], set them in sensor standby state.) Using REGHOLD function is recommended for register setting using I<sup>2</sup>C communication. For REGHOLD function, see "Register Transmission Setting" in "Description of Functions".



SONY IMX335LQN-C


#### **Communication Protocol**

I<sup>2</sup>C serial communication supports a 16-bit register address and 8-bit data message type.




#### Communication Protocol

Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A (Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock (SDL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing from High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.



Repeated Start Condition

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and release (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge and Negative Acknowledge

# Register Write and Read (I<sup>2</sup>C)

This sensor corresponds to four reed modes and the two write modes.

#### Single Read from Random Location


The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop Condition to end the communication



Single Read from Random Location

#### Single Read from Current Location


After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read/write is performed, the index is incremented by the subsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.



Single Read from Current Location

#### Sequential Read Starting from Random Location


In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Random Location

## **Sequential Read Starting from Current Location**

When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.




Sequential Read Starting from Current Location

SONY

IMX335LQN-C

#### Single Write to Random Location


The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.



Single Write to Random Location

#### Sequential Write Starting from Random Location

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



Sequential Write Starting from Random Location

#### **Register Map**

This sensor has a total of 2816 bytes ( $256 \times 11$ ) of registers, composed of registers with LSB addresses 00h to FFh that correspond to MSB address 30h to 3Ah. Use the initial values for empty address. Some registers must be change from the initial values, so the sensor control side should be capable of setting 2816 bytes.

The values must be changed from the default value, so initial setting after reset is required after power-on. There are two different register reflection timing. Values are reflected immediately after writing to register noted as "Immediately", or at the frame reflection register reflection timing described in the item of "Register Communication Timing" in the section of "Setting Registers with Serial Communication" for registers noted as "V" in the Reflection timing column of the Register Map. For the immediate reflection registers other than bellows, set them in sensor standby state.

STANDBY REGHOLD XMSTA XVSOUTSEL [1:0] XHSOUTSEL [1:0]

Do not perform communication to addresses not listed in the Register Map. Doing so may result in operation errors. However, other registers that requires communication to address not listed above may be added, so addresses should be supported from address 3000h to 3AFFh.

\* For the register that is writing " \* " to the setting value in description (Indicated by red letter), change the value from the default value after the reset.

\*\* In Gain setting only, it is reflected on the next frame which was settings.

(1) Registers corresponding to address =  $30^{**}h$ .

		D : 1			lt value	5.4
Address	bit	Register	Description		reset	Reflection
7.00.000	2.0	name	2 000p	Ву	Ву	timing
				register	address	
	0	STANDBY	Standby 0: Operating 1: Standby	1h		Immediately
	1	_	Fixed to "0h"	0h		_
	2	_	Fixed to "0h"	0h		_
3000h	3	_	Fixed to "0h"	0h	01h	_
	4	_	Fixed to "0h"	0h	1	_
	5	_	Fixed to "0h"	0h		_
	6		Fixed to "0h"	0h		
	7		Fixed to "0h"	0h		*
	1			UII		
	0	REGHOLD	Register hold (Function not to update V reflection register) 0: Invalid 1: Valid	0h		Immediately
	1		Fixed to "0h"	0h		_
3001h	2	_	Fixed to "0h"	0h	00h	_
000111	3	_	Fixed to "0h"	0h	0011	
	4	_	Fixed to "0h"	0h		_
	5		Fixed to "0h"	0h		
	6		Fixed to "0h"	0h		
	7		Fixed to "0h"	0h		
	1	<u> </u>		Un		_
		VMOTA	Setting of master mode operation	46		
	0	XMSTA	0: Master mode operation start	1h		Immediately
			1: Master mode operation stop			
	1	_	Fixed to "0h"	0h		
3002h	2		Fixed to "0h"	0h	01h	_
300211	3	_	Fixed to "0h"	0h	0111	
	4		Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	- 1	Fixed to "0h"	0h		_
3003h	[7:0]		Fixed to "0h"	0h	0h	_
			When changing from 4h to 0h : Restart			
3004h	[7:0]	RESTART	Refer to the "Sensor setting flow"	00h	00h	Immediately
3005h	[7:0]					
to	to	_	Reserved	_	_	_
300Bh	[7:0]		110001700			
300011	0		LSB			
300Ch	1 2 3 4 5	BCWAIT_TIME [7:0]	The value is set according to INCK. Refer to "INCK setting".	B6h	B6h	Immediately
	6 7		MSB			

				Defaul	t value	
Address	bit	Register	Description	after	reset	Reflection
Address	DIL	name	Description	Ву	Ву	timing
				register	address	
	0		LSB			
	1					
	2					
00001	3	CPWAIT_TIME	The value is set according to INCK.			
300Dh	4	[7:0]	Refer to "INCK setting".	7Fh	7Fh	Immediately
	5	1				
	6					
	7		MSB			
300Eh	[7:0]					
to	to	_	Reserved	_		. –
3017h	[7:0]					
	0		Window mode setting		16	
	1	\4/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0: All-pixel scan mode			
	2	WINMODE	1: Horizontal/Vertical 2/2-line binning	0h		V
		[3:0]	4: Window cropping mode	70	*	
3018h	3		Others: Setting prohibited	O'	00h	
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
3019h	[7:0]		2			
to	to	_	Reserved	_	_	_
302Bh	[7:0]					
	0		LSB			
	1		9+			
	2		7			
00001-	3		CA		0.01-	
302Ch	4				30h	
	5	HTRIMMING_	In window cropping mode	0001-		.,
	6	START	Start position	030h		V
	7	[11:0]	(Horizontal direction)			
	0	12				1
	1					
	2	, ( ) <sup>*</sup>				
1	3	/4/	MSB			
302Dh	4	\ <u>\</u>	Fixed to "0h"	0h	00h	_
	5	· –	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
	10 N	1	The state of the s		•	1

		Register			t value reset	Reflection
Address	bit	name	Description	By	By	timing
		Hame		register	address	uning
	0		LSB	register	addiess	
	1		LOB			
	2					
302Eh	3				38h	
	4		In window cropping mode			
	5	HNUM	Cropping sizes designation	A38h		V
	6	[11:0]	(Horizontal direction )			
	7					
	0					
	1					*
	2					
302Fh	3		MSB		0Ah	
	4	_	Fixed to "0h"	0h		
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		
	0		LSB			
	1					
	2					
3030h	3				94h	
000011	4				0	
	5					
	6		When sensor master mode vertical			
	7		span setting.			
	0		Span Setting.			
	1	VMAX	For details, see the item of	01194h		V
	2	[19:0]	"Slave Mode and Master Mode"	0110111		•
3031h	3		In the section of		11h	
000111	4		"Description of Various Functions"			
	5	.(				
	6	. ~ .				
	7					
	0					
	1					
	2					
3032h	3		MSB		00h	
000211	4	<b>)</b> –	Fixed to "0h"	0h	0011	
	5	_	Fixed to "0h"	0h		_
	6	—	Fixed to "0h"	0h		_
	7		Fixed to "0h"	0h		_
3033h	[7:0]	_	Fixed to "0h"	00h	00h	

Address   bit   Register   Description   By register   By address   By a			5			t value	
Name	Address	bit	Register	Description			Reflection
SB			name		_	-	timing
1					register	address	
2   3034h				LSB			
3034h		1					
3034h		2					
New Year   Section   Sec	3034h	3				26h	
Sepan setting	303411	4				2011	
Note		5					
Total color   For details, see the item of   Color		6		span setting.			
1		7	HMAX		00001		
1		0	[15:0]		0226h		V
South   Sout							
3035h		-					) *
3035h		-		"Description of Various Functions"		1	
S   6   7   7   8   8   8   8   8   8   8   8	3035h					02h	
Sacretary   Sacr		<u> </u>					
T							
3036h to to to 304Bh   [7:0]				1405			
to 304Bh [7:0]				MSB	V		
304Bh   [7:0]							
Sample   S			_	Reserved		_	_
1	304Bh	[7:0]					
304Ch		0		LSB			
304Ch		1					
304Ch		2	OPB_SIZE_V	Vertical direction OP width setting	1.4h		V
A   5	204Ch	3	[5:0]	vertical direction OB width setting.	1411	4.46	V
6 — Fixed to "0h" Oh	304Ch	4				140	
7 — Fixed to "0h" Oh — — — — — — — — — — — — — — — — — —		5		MSB **			
7 — Fixed to "0h" Oh — — — — — — — — — — — — — — — — — —		6		Fixed to "0h"	0h		_
304Dh   [7:0]		7	_				_
1   304Eh   2	304Dh		_		_	_	_
1   304Eh   2		[]					
1							
1: Inverted   Fixed to "0h"   Oh   Oh   Oh   Oh   Oh   Oh   Oh		0			0h		V
1			12				
304Eh		1			Ωh		
Size	204Eh	-	HDEVEDSE			OOh	
Fixed to "0h"	304EII		HREVERSE			OOH	
Fixed to "0h"					1		
Fixed to "0h"		_					
Tixed to "0h"					1		
Vertical direction   O: Normal   Oh   O: Normal   Oh   O: Normal   Oh   Oh   Oh   Oh   Oh   Oh   Oh   O					1		
0		7			0h		
1: Inverted							
1   2   VREVERSE     Fixed to "0h"   0h		0			0h		V
304Fh   2				1: Inverted			
304Fh   3   VREVERSE   Fixed to "0h"   0h		1		Fixed to "0h"	0h		
Fixed to "Oh"	2015h	2	\/DE\/EDSE	Fixed to "0h"	0h	006	
5       Fixed to "0h"       0h       —         6       Fixed to "0h"       0h       —	304711	3	VNEVERSE	Fixed to "0h"	0h	UUII	
6 Fixed to "0h" Oh —		4		Fixed to "0h"	0h		_
6 Fixed to "0h" Oh —		5		Fixed to "0h"	0h		_
		6			0h		_
		<b>-</b>			1		_

		Register			t value reset	Reflection
Address	bit	name	Description	Ву	Ву	timing
		Hamo		register	address	uning
			AD conversion bits setting	rogiotoi	addicoo	
	0		0: AD10bit	1h		Immediately
			1: AD12bit			miniculatory
	1		Fixed to "0h"	0h		_
	2		Fixed to "0h"	0h		
3050h	3	ADBIT	Fixed to "0h"	0h	01h	
	4		Fixed to "0h"	0h		_
	5		Fixed to "0h"	0h		_
	6		Fixed to "0h"	0h		_
	7		Fixed to "0h"	0h		
3051h	[7:0]				10	
to	to	_	Reserved	_	16	_
3055h	[7:0]					
	0		LSB		/	
	1			13		
	2					
0050	3		_	7	4.01	
3056h	4				ACh	
	5					
	6	Y_OUT_SIZE	Set the number of effective pixel lines	7ACh		V
	7	[12:0]	2			
	0					
	1					
	2		A.			
00551	3		4		0=1	
3057h	4		MSB 4		07h	
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_

	bit	Register name	Description	Default value after reset		Reflection
Address				Ву	Ву	timing
				register	address	
3058h 3059h	0	SHR0 [19:0]	LSB			
	1		Storage time adjustment Designated in line units.	00009h	09h	
	2					
	3					
	4					
	5					
	6					) * V
	7					
	0					
	1					
	3					
	4					
	5					
	6					
	7					
305Ah	0				00h	
	1					
	2					
	3		MSB			
	4	_	Fixed to "0h"	0h		
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		_
305Bh	[7:0]		, 0			
to	to	_	Reserved	_	_	_
3071h	[7:0]					
3072h	0	AREA2_WIDTH_1	LSB		28h	
	1					
	2		)*			
	3					
	4 5		In window cropping mode OB cropping size designation (Vertical direction)	0028h		
						V
	6 7					V
	0		( Total direction)			
	1	٦)				
	2					
3073h	3				00h	
	4		MSB			
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_

		Register			t value reset	Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	9
	0		LSB			
	1					
	2					
0074	3				Dat	
3074h	4				B0h	
	5	ADEA0 OT ADD 4	In window cropping mode			
3075h	6	AREA3_ST_ADR_1	Designation of upper left coordinate for	00B0h		V
	7		cropping position (Vertical position)			
	0					
	1				C.	•
	2					
	3				00h	
	4		MSB		OUTI	
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
	0		LSB	3		
	1			<b>Y</b>		
	2					
3076h	3		~O'		58h	
307 011	4				3011	
	5	AREA3_WIDTH_1	In window cropping mode			
	6	[12:0]	Cropping size designation	0F58h		V
	7	[•]	(Vertical direction)			
	0		1 0			
	1					
	2					
3077h	3		()		0Fh	
	4		MSB			
	5	_	Fixed to "0h"	0h		_
	6		Fixed to "0h"	0h		_
00701	7		Fixed to "0h"	0h		_
3078h	[7:0]	()	Decembed			
to	to		Reserved	_	_	
30C5h	[7:0]					

					t value	
Address	bit	Register	Description	after	reset	Reflection
Addiess	DIL	name	Description	Ву	Ву	timing
				register	address	
	0		LSB			
	1					
	2	]				
	3					
30C6h	4				00h	
	5					
	6	BLACK_OFSET_ADR	In window cropping mode	0000h		
	7	[12:0]	in whidow cropping mode	000011		
	0	-				V
		-				
	1	-				•
	2				. 6	
30C7h	3				00h	
	4		MSB			
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		
30C8h	[7:0]			7,		
to	to	_	Reserved	_	_	_
30CDh	[7:0]					
	0		LSB			
	1	]				
	2					
	3					
30CEh	4		M.		00h	
	5		94			
	6	UNRD_LINE_MAX	In window cropping mode	0000h		
	7	[12:0]	in whidow cropping mode	000011		
	0	-				V
		-				
	1					
	2	. (	)*			
30CFh	3	. (-)			00h	
	4		MSB			
	5		Fixed to "0h"	0h		
	6		Fixed to "0h"	0h		
	7	XV	Fixed to "0h"	0h		
30D0h	[7:0]					
to	to	<b>)</b> –	Reserved	_	_	_
30D7h	[7:0]					
	0		LSB			
	1					
	2					
2000	3				401	
30D8h	4	]			4Ch	
	5			16.15		
	6	UNREAD_ED_ADR	In window cropping mode	104Ch		
	7	[12:0]	11 6			
	0	1				V
	1	1				
	2	1				
		1				
30D9h	3	-	MCD	Ω1 <sub>-</sub>	10h	
	4	_	MSB	0h		
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		

Address bit  30Dah [7:0] to 10 to 30E7h [7:0]  30E8h 3 4 5 6 7 0 1 2 3 3 1 1 2 3 1 1 2 3 1 1 1 1 1 1 1 1	name  —  GAIN [10:0]	Description  Reserved  LSB  Gain setting (0.0dB to 72.0dB / 0.3dB step)	By register  —  000h	By address  —  00h	timing —
to to 30E7h [7:0]  0 1 2 30E8h 5 6 7 0 1 2 2 3		LSB Gain setting	_		
30E7h [7:0]  0 1 2 30E8h 5 6 7 0 1 2		LSB Gain setting	000h	00h	V
30E8h 0 1 2 3 4 5 6 7 0 1 2 3		Gain setting	000h	00h	V
30E8h		Gain setting	000h	00h	V
30E8h 2 3 4 5 6 7 0 1 2			000h	00h	V
30E8h 3 4 5 6 7 0 1 2 3			000h	00h	V
30E8h 4 5 6 7 0 1 2			000h	00h	V
5 6 7 0 1 2			000h		\/
6 7 0 1 2	[10:0]		UUUN		\/
7 0 1 2					v
0 1 2 3	_			.()	*
1 2					
2					
2	<u> </u>	MCD			
		MSB	Oh		
30E9h 3	_	Fixed to "0h" Fixed to "0h"	Oh Oh	00h	
5	_	Fixed to '0h' Fixed to "0h"	0h	<del> </del>	
6	_	Fixed to '0h'	0h	<del> </del>	
7	_	Fixed to '0h'	0h		
30Eah [7:0]	_	Fixed to on	OII		
to to	_	Reserved	_	_	_
30FFh [7:0]					
	CIECHI	JOLOGY & NIK.			

# (2) Registers corresponding to address = 31\*\*h.

		Register	5	Defaul after		Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	
3100h	[7:0]					
to	to	_	Reserved	_	_	_
314Bh	[7:0]					
	0		LSB			
	1					
	2					
314Ch	3	INCKSEL1	The value is set according to INCK.	0001	80h	
	4	[8:0]	Refer to "INCK setting".	080h		Immediately
	5		-		16	)
	6				11	
	7		MOD			
	0		MSB Fixed to "0h"	Oh		
	2	_	Fixed to "0h"	Oh		_
		_	Fixed to "0h"	0h		
314Dh	3	_	Fixed to "0h"	0h	00h	
		_	Fixed to "0h"	0h		
	5 6	_	Fixed to "0h"	0h		
	7		Fixed to "0h"	0h		
314Eh	[7:0]		I ixed to oii	OH		
to	to	_	Reserved	_	_	_
3159h	[7:0]		incocived .			
	0	INCKSEL2	Q			
	1	[1:0]	The value is set according to INCK.	3h		Immediately
	2	PLL_IF_GC	Refer to "INCK setting".			
		[3:2]	interest to interest detailing :	0h		
315Ah	3	[0.2]	Fixed to "0h"	0h	03h	
	5		Fixed to "0h"	0h		
	6	_ \	Fixed to "0h"	0h		
	7	_ , [	Fixed to "0h"	0h		
315Bh	[7:0]		1 1/10 10 011	011		
to	to	( )	Reserved	_	_	_
3167h	[7:0]	/4/				
	0		LSB			
	1. (					
	2					
	3	INCKSEL3	The value is set according to INCK.			
3168h	4	[7:0]	Refer to "INCK setting".	68h	68h	Immediately
	5					
5	6					
	7		MSB			
3169h	[7:0]	_	Reserved		_	_

		Register		Defaul	t value reset	Reflection
Address	bit		Description			
		name		By	By	timing
				register	address	
	0	INCKSEL4	The value is set according to INCK.	3h		
	1	[1:0]	Refer to "INCK setting".	OII		
	2	_	Fixed to "1h"	1h		
316Ah	3	_	Fixed to "1h"	1h	7F	Immediately
STOAII	4		Fixed to "1h"	1h	7.5	ininediately
	5	_	Fixed to "1h"	1h		
	6	_	Fixed to "1h"	1h		
	7	_	Fixed to "0h"	0h		
316Bh	[7:0]		1 1/100 10 011	011		
to	to	_	Reserved	_		• -
3198h	[7:0]		Treserved			,
013011	0	_	Fixed to "0h"	0h	1	
	1		Fixed to "0h"	0h		
	2		Fixed to "0h"	0h		
	3		Fixed to "0h"	Oh		
	3	_		Oll		
3199h	4	HADD	Mode setting	0h	00h	Immediately
		\/ABB	0: All-pixel scan mode	Ol-		
	5	VADD	1: Horizontal/Vertical 2/2-line binning	0h		
	6		Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		
319Ah	[7:0]					
to	to	_	Reserved	_	_	_
319Ch	[7:0]		Ø.			
			Number of output bit setting			
	0	MDBIT	0: 10bit	1h		
			1: 12bit			
	1		Fixed to "0h"	0h		
04001-	2	_	Fixed to "0h"	0h	045	.,
319Dh	3		Fixed to "0h"	0h	01h	V
	4	- (	Fixed to "0h"	0h		
	5	- 12	Fixed to "0h"	0h		
	6		Fixed to "0h"	0h		
	7	. (-)	Fixed to "0h"	0h		
	0	.(/ .	The value is set according to INCK.			
	1	SYS_MODE	Refer to "INCK setting".	1h		
	2		Fixed to "0h"	0h	1	
	3	<del>-</del> -	Fixed to "0h"	0h		
319Eh	4	_	Fixed to "0h"	0h	01h	Immediately
	5		Fixed to "0h"	0h	1	
11	6		Fixed to "0h"	0h	1	
C	7		Fixed to "0h"	0h	-	
319Fh			Reserved	UII		
319111	[7:0]	_	INGSGIVEU		_	

				Defaul		
Address	bit	Register	Description	after		Reflection
Address	Dit	name	Description	By register	By address	timing
	0		XVS pin setting in master mode	register	addicoo	
		XVSOUTSEL	0: Fixed to Low			
	1	[1:0]	2: VSYNC output	2h		
	'	[1.0]	Others: Setting prohibited			
	2		XHS pin setting in master mode			Immediately
		XHSOUTSEL	0: Fixed to Low			
31A0h	3	[1:0]	2: HSYNC output	2h	2Ah	
	3	[1.0]	Others: Setting prohibited			
	4	_	Fixed to "0h"	0h		
	5	_	Fixed to "1h"	1h		
	6		Fixed to "0h"	0h		)
	7	<u> </u>	Fixed to "0h"	0h	. 2	_
	1	_	XVS pin setting	UII		
	0	XVS_DRV	0: XVS output (Master mode)	3h	1,	
	1	[1:0]	3: HiZ (Slave mode)	SILC		
	2		XHS pin setting			Immediately
		XHS_DRV	0: XHS output (Master mode)	3h		
31A1h	3	[1:0]	3: HiZ (Slave mode)	311	0Fh	
	4		Fixed to "0h"	0h		
	5	_	Fixed to "0h"	0h		
		_				
	6	_	Fixed to "0h"	0h		_
04401	7	_	Fixed to "0h"	0h		_
31A2h	[7:0]					
to	to	_	Reserved	_	_	_
31D3h	[7:0]		E: 14 ((0) 1)	01		
	0	_	Fixed to "0h"	0h		
	1	_	Fixed to "0h"	0h		
	2	_	Fixed to "0h"	0h		
	3	_	Fixed to "0h"	0h		_
	4		XVS pulse width setting in master			
31D4h	4	V0.401.110	mode.		00h	
		XVSLNG	0: 1H	0h		Immediately
	5	[1:0]	1: 2H			
			2: 4H			
		<del>-                                    </del>	3: 8H	Oh		
	6	·	Fixed to "0h"	0h		
	7	<del>-</del>	Fixed to "0h"	0h		_
	0	<u> </u>	Fixed to "0h"	0h		
	1	_	Fixed to "0h"	0h		_
71	2	<del>-</del>	Fixed to "0h"	0h		_
	3	<del>-</del>	Fixed to "0h"	0h		_
9			XHS pulse width setting in master			
31D5h	4	V4101110	mode.		00h	
		XHSLNG	0: 16clock	0h		Immediately
	_	[1:0]	1: 32clock			
	5		2: 64clock			
	_		3: 128clock	Oh.		
	6	_	Fixed to "0h"	0h		<del>_</del>
24 DOL	7	_	Fixed to "0h"	0h		_
31D6h	[7:0]		Decembed			
to 21EEb	to	_	Reserved			
31FFh	[7:0]					

(3) Registers corresponding to address = 32\*\*h.

3200h     [7:0]       to     to       3287h     [7:0]       3288h     [7:0]       3289h     [7:0]    Reserved	Address	bit	Register name	Description	after By	t value reset By	Reflection timing
3289h   [7:0]	to	to	-	Reserved	register —	address —	_
328Ah   [7:0]			_	Set to "21h"	20h	20h	Immediately
328Bh to to 32FFh [7:0] — Reserved — — — — — — — — — — — — — — — — — — —			_		_	_	1
to to 32FFh [7:0] — Reserved — — — — — — — — — — — — — — — — — — —			_	Set to "02h"	03h	03h	Immediately
SUMMIC TECHNOLOGY & MERCHANDISE INT.	to	to	_	Reserved	_	-Cv	_
	SUN		J. F.CHINO)	OGY & NIERCHIA			

(4) Registers corresponding to address = 33\*\*h.

bit					
bit			Defaul	lt value	
OIT	Register	Description	after	reset	Reflection
	name	Description	Ву	Ву	timing
			register	address	
0	TOVOLE	Mode setting			
U	TCYCLE	0: All-pixel scan mode	0h		
1	[1:0]	1: Horizontal/Vertical 2/2-line binning			
2	_	Fixed to "0h"	0h		
3	_	Fixed to "0h"	0h	00h	Immediately
4	_		0h		•
5	_		0h		
6	_		0h		
7	_			.()	•
7:0]	_		_	1	_
0					
1				*	
2			(6)		
3		Black level offset value setting			
4	BI KI EVEI	Black level offset value setting		32h	
5		10-bit readout mode: 1digit/1h	032h		Immediatel
6	[0.0]				
7					
0					
1		MSB			
2	_		Oh		
3	_				_
4				00h	
5					
6					
7	_				
		T INCOLO OF	OII		
to	_	Reserved	_	_	_
		,			
3 4 5 6 77: 0 1 2 3 4 5 6 77: to	3	3 — 4 — 5 — 6 — 7 — 6 — 7 — 6 — 7 — 6 — 7 — 7 — 7 — 8 — 8 — 8 — 9 — 8 — 9 — 8 — 9 — 9 — 9 — 9 — 9 — 9 — 9 — 9 — 9 — 9	Fixed to "0h"   Fixed to "0h	Fixed to "0h"	Fixed to "0h"

(5) Registers corresponding to address = 34\*\*h.

A 1.1		Register	<b>D</b> 1.0		t value reset	Reflection
Address	bit	name	Description	By register	By address	timing
3400h to 3413h	[7:0] to [7:0]	_	Reserved	_	_	_
3414h	[7:0]	_	Set to "05h"	0Ah	0Ah	Immediate
3415h	[7:0]	_	Reserved	—	—	
3416h	[7:0]	_	Set to "18h"	04h	04h	Immediate
3417h	[7:0]			0 111	0 111	mmodiate
to 341Bh	to [7:0]	_	Reserved	_	-C1	<u> </u>
	0		LSB		14	
	2		The value is set according to AD		,	
244Cb	3	A DDIT4	Conversion bits	(6)	47h	
341Ch	4	ADBIT1		047h	4/11	Immediate
	5	[8:0]	10-bit : 1FFh			
	6		12-bit : 047h			
	7					
	0		MSB			
	1	_	Fixed to "0h"	0h		_
	2	_	Fixed to "0h"	0h		_
341Dh	3		Fixed to "0h"	0h	00h	
041011	4		Fixed to "0h"	0h	0011	
	5		Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7		Fixed to "0h"	0h		
341Eh to	[7:0] to	_	Reserved	_	_	_
34FFh	[7:0]					
		CECHIN				
SUL						

(6) Registers corresponding to address = 36\*\*h.

Address	bit	Register	Description	after	t value reset	Default value
71001033	Dit	name	Description	By register	By address	after reset
3600h	[7:0]			regional		
to 3647h	to [7:0]	_	Reserved	_	_	_
3648h	[7:0]	_	Set to "01h"	11h	11h	Immediately
3649h	[7:0]	_	Reserved	_	_	_
364Ah	[7:0]	_	Set to "04h"	0Ah	0Ah	Immediately
364Bh	[7:0]	_	Reserved	_		_
364Ch	[7:0]	_	Set to "04h"	00h	00h	Immediately
364Dh to	[7:0]		Reserved			
3677h	to [7:0]	_	Reserved			_
3678h	[7:0]	_	Set to "01h"	00h	00h	Immediately
3679h	[7:0]					
to	to	_	Reserved		_	_
367Bh	[7:0]			V		
367Ch	[7:0]	<del>_</del>	Set to "31h"	1Eh	1Eh	Immediately
367Dh 367Eh	[7:0] [7:0]	<u> </u>	Reserved Set to "31h"	1Eh	1Eh	Immediately
367Fh	[7:0]		Set to 3111	IEII	IEII	immediately
to	to	_	Reserved	_	_	_
36FFh	[7:0]					
		401	OCTOM			
		SKECK				

(7) Registers corresponding to address = 37\*\*h.

^ dd=====	L.11	Register	Description	Defaul after		Default
Address	bit	name	Description	By	Ву	value after reset
07001-	r= 01			register	address	
3700h	[7:0]		Decemined			
to	to	_	Reserved	_	_	_
3705h 3706h	[7:0]		Set to "10h"	12h	12h	Imm adjataly
3700H	[7:0]		Reserved	1211	1211	Immediately
3707h	[7:0]	_	Set to "03h"	00h	00h	Immediately
3700h	[7:0]	_	Set to USII	UUII	OUT	immediately
to	[7:0] to		Reserved	_	_	_
3713h	[7:0]		inceserved		C	•
3714h	[7:0]	_	Set to "02h"	00h	00h	Immediately
3715h	[7:0]	_	Set to "02h"	00h	00h	Immediately
3716h	[7:0]	_	Set to "01h"	00h	00h	Immediately
3717h	[7:0]		Set to "03h"	00h	00h	Immediately
3718h	[7:0]		20010 0011	0011	0011	IIIIIICalately
to	to	_	Reserved	V_	_	_
371Bh	[7:0]					
371Ch	[7:0]	_	Set to "3Dh"	3Eh	3Eh	Immediately
371Dh	[7:0]	_	Set to "3Fh"	01h	01h	Immediately
371Eh	[7:0]					,
to	to	_	Reserved	_	_	_
372Bh	[7:0]					
372Ch	[7:0]	_	Set to "00h"	46h	46h	Immediately
372Dh	[7:0]	_	Set to "00h"	01h	01h	Immediately
372Eh	[7:0]		Set to "46h"	58h	58h	Immediately
372Fh	[7:0]		Set to "00h"	02h	02h	Immediately
3730h	[7:0]		Set to "89h"	00h	00h	Immediately
3731h	[7:0]	_	Set to "00h"	04h	04h	Immediately
3732h	[7:0]	- 1	Set to "08h"	2Ch	2Ch	Immediately
3733h	[7:0]	- ()	Set to "01h"	05h	05h	Immediately
3734h	[7:0]	13	Set to "FEh"	00h	00h	Immediately
3735h	[7:0]		Set to "05h"	06h	06h	Immediately
3736h	[7:0]					
to	to		Reserved	_	_	_
373Fh	[7:0]					
3740h	[7:0]		Set to "02h"	04h	04h	Immediately
3741h	[7:0]					
to	to	_	Reserved			_
375Ch	[7:0]					
375Dh	[7:0]	_	Set to "00h"	74h	74h	Immediately
375Eh	[7:0]	_	Set to "00h"	B9h	B9h	Immediately
375Fh	[7:0]	<del>_</del>	Set to "11h"	CBh	CBh	Immediately
3760h	[7:0]	_	Set to "01h"	0Ch	0Ch	Immediately
3761h	[7:0]		December			
to	to	_	Reserved			
3767h	[7:0]		Cot to "4 Dh"	ODE	ODI-	lange II I
3768h	[7:0]	<del>-</del>	Set to "1Bh"	0Dh	0Dh	Immediately
3769h	[7:0]	_	Set to "1Bh"	0Dh	0Dh	Immediately
376Ah	[7:0]	_	Set to "1Bh"	0Dh	0Dh	Immediately
376Bh	[7:0]	_	Set to "1Ah"	0Dh	0Dh	Immediately
376Ch	[7:0]	_	Set to "1Ah"	0Dh	0Dh	Immediately
376Dh	[7:0]	_	Set to "17h"	0Dh	0Dh	Immediately
376Eh	[7:0]	_	Set to "0Fh"	0Dh	0Dh	Immediately

\ ddraga	la ia	Register	Description	Defaul after	t value reset	Default
Address	bit	name	Description	By register	By address	value after reset
376Fh	[7:0]		-			
to	to	_	Reserved	_	_	_
3775h	[7:0]		0	501	501	
3776h	[7:0]	_	Set to "00h"	58h	58h	Immediately
3777h	[7:0]	_	Set to "00h"	02h	02h	Immediately
3778h	[7:0]	_	Set to "46h"	00h	00h	Immediately
3779h	[7:0]	_	Set to "00h"	04h	04h	Immediately
377Ah	[7:0]	_	Set to "89h"	80h	80h	Immediately
377Bh	[7:0]	<u> </u>	Set to "00h"	05h	05h	Immediately
377Ch	[7:0]	_	Set to "08h"	96h	96h	Immediately
377Dh	[7:0]	_	Set to "01h"	06h	06h	Immediately
377Eh	[7:0]	<del>-</del>	Set to "23h"	4Ah	4Ah	Immediately
377Fh	[7:0]	_	Set to "02h"	07h	07h	Immediately
3780h	[7:0]	_	Set to "D9h"	80h	80h	Immediately
3781h	[7:0]	_	Set to "03h"	07h	07h	Immediately
3782h	[7:0]	_	Set to "F5h"	A6h	A6h	Immediately
3783h	[7:0]	_	Set to "06h"	07h	07h	Immediately
3784h	[7:0]	_	Set to "A5h"	B8h	B8h	Immediately
3785h	[7:0]					
to	to	_	Reserved	_	_	_
3787h	[7:0]		0.11 (0.51 )	0.01	0.01	
3788h	[7:0]		Set to "0Fh"	09h	09h	Immediately
3789h	[7:0]	_	Reserved	_	_	_
378Ah	[7:0]	_	Set to "D9h"	58h	58h	Immediately
378Bh	[7:0]	_	Set to "03h"	02h	02h	Immediately
378Ch	[7:0]	_	Set to "EBh"	00h	00h	Immediately
378Dh	[7:0]	_	Set to "05h"	04h	04h	Immediately
378Eh	[7:0]	_	Set to "87h"	80h	80h	Immediately
378Fh	[7:0]	_	Set to "06h"	05h	05h	Immediately
3790h	[7:0]	- ()	Set to "F5h"	96h	96h	Immediately
3791h	[7:0]		Reserved	_	_	_
3792h	[7:0]	-),\	Set to "43h"	4Ah	4Ah	Immediately
3793h	[7:0]	<del>-</del> X '	Reserved	_	_	_
3794h	[7:0]		Set to "7Ah"	80h	80h	Immediately
3795h	[7:0]	<b>X Y</b> -	Reserved	_	_	_
3796h	[7:0]		Set to "A1h"	A6h	A6h	Immediately
3797h	[7:0]					
to 37AFh	to [7:0]	_	Reserved	_	_	_
37B0h	[7:0]	_	XMASTER pin High : Set to "37h" XMASTER pin Low : Set to "36h"	36h	36h	Immediately
37B1h	[7:0]					
to	to	_	Reserved	_	_	_
37FFh	[7:0]					

# (8) Registers corresponding to address = $3A^{**}h$ .

Address	bit	Register	Description		lt value reset	Reflection
Address	DIL	name	Description	By register	By address	timing
3A00h	[7:0]	_	Reserved	_	_	_
	0		Output interface selection			
	1	LANEMODE	1: CSI-2 2lane	3h		Immediately
	2	[2:0]	3: CSI-2 4lane	011		IIIIIICalately
			Others: Setting prohibited			
3A01h	3	_	Fixed to "0h"	0h	03h	_
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
0.4.001-	7	<u> </u>	Fixed to "0h"	0h	10	_
3A02h to	[7:0]		Reserved			
3A17h	to [7:0]	_	Reserved	C		_
3A18h	[7:0]	TCLKPOST			8Fh	
	[1:0]	[9:0]	Global timing setting	08Fh		Immediately
3A19h	[7:2]		Fixed to "0h"	00h	00h	_
3A1Ah	[7:0]	TCLKPREPARE			4Fh	
	[1:0]	[9:0]	Global timing setting	04Fh		Immediately
3A1Bh	[7:2]		Fixed to "0h"	00h	00h	_
3A1Ch	[7:0]	TCLKTRAIL	. ~		47h	
	[1:0]	[9:0]	Global timing setting	047h		Immediately
3A1Dh	[7:2]		Fixed to "0h"	00h	00h	_
3A1Eh	[7:0]	TCLKZERO	Clabal timing acting	137h	37h	las as a distale.
2/1Fh	[1:0]	[9:0]	Global timing setting	13/11	016	Immediately
3A1Fh	[7:2]	_	Fixed to "0h"	00h	01h	_
3A20h	[7:0]	THSPREPARE	Global timing setting	04Fh	4Fh	Immediately
3A21h	[1:0]	[9:0]		04111	00h	Illinediately
JAZ III	[7:2]		Fixed to "0h"	00h	0011	_
3A22h	[7:0]	THSZERO	Global timing setting	087h	87h	Immediately
3A23h	[1:0]	[9:0]			00h	Immodiatory
	[7:2]	<u>-</u> //,	Fixed to "0h"	00h		_
3A24h	[7:0]	THSTRAIL	Global timing setting	04Fh	4Fh	Immediately
3A25h	[1:0]	[9:0]	<u> </u>		00h	,
	[7:2]		Fixed to "0h"	00h		
3A24h	[7:0]	THSEXIT	Global timing setting	07Fh	7Fh	Immediately
0.4.051	[1:0]	[9:0]	Global tilling setting	OFFII	0.01	Illinediately
3A25h	[7:2]	<del>_</del>	Fixed to "0h"	00h	00h	_
3A28h	[7:0]	TLPX			3Fh	
	[1:0]	[9:0]	Global timing setting	03Fh		Immediately
3A29h	[7:2]		Fixed to "0h"	00h	00h	_
3A30h	[7:0]					
to	to	_	Reserved	_	_	_
3AFFh	[7:0]					

## **Readout Drive mode**

## **Operating mode**

The table below lists the operating modes available with this sensor. (N/A: Not supported mode)

	INCK	Recordin	ng Pixels	AD	Output	Frame	Data [Mbps	rate /Lane]		period ε s]	
Mode	[MHz]	Н	V	conversion [bit]	bit width [bit]	rate [frame/s]	CS	1-2	CS	SI-2	
		[pixels]	[lines]	10	10	30 / 25	2 Lane N/A	4 Lane 891	2 Lane N/A	4 Lane 14.81	
	6-27				10	10	30 / 25	1188	1188	14.81	14.81
All pixel	37.125	2592	1944	10	10	60 / 50	N/A	1188	N/A	• 7.41	
	74.25			12	12	30 / 25	N/A	891/1188	N/A	14.81	
				10	12	30 / 25	891	891	29.63	29.63	
	6-27			10	12	60 / 50	N/A	891	N/A	14.81	
2×2 binning	27 125	1296	972					1188	29.63	29.63	
	74.25			10	12	60 / 50	1188	1188	14.81	14.81	
			CY	10 10	3						

SONY

# **Image Data Output Format (CSI-2 output)**

## **Frame Format**


Each line of each image frame is output like the General Frame Format of CSI-2. The settings for each packet header are shown below.

IMX335LQN-C

**DATA Type** 

Header [5:0]	Name	Setting register (I <sup>2</sup> C)	Description
00h	Frame Start Code	N/A	FS
01h	Frame End Code	N/A	FE
10h	NULL	N/A	Invalid data
12h	Embedded Data	N/A	Embedded data
2Bh	RAW10	Address: 319Dh	0A0Ah
2Ch	RAW12	MDBIT [0]	0C0Ch
37h	OB Data	N/A	Vertical OB line data


## Frame Structure



Frame Structure of CSI-2 output

#### **Embedded Data Line**

The Embedded data line is output in a line following the sync code FS.



The end of the address and the register value is determined according to the tags embedded in the data.

## Embedded Data Line Tag

Tag	Data Byte Description
00h	Illegal Tag. If found treat as end of Data.
07h	End of Data.
AAh	CCI Register Index MSB [15:8]
A5h	CCI Register Index LSB [7:0]
5Ah	Auto increment the CCI index after the data byte – valid data Data byte contains valid CCI register data.
55h	Auto increment the CCI index after the data byte – null data A CCI register does not exist for the current CCI index. The data byte value is the 07h.
FFh	Illegal Tag. If found treat as end of Data.
JANIC	KECK TO THE REPORT OF THE PERSON OF THE PERS



Specific output examples are shown below.

Output timing	bit	Transfer data	Description	
E00 to E01	[7:0]	_	ignored	
	[2:0]	_	ignored	
E02	[3]	HREVERSE		
	[7:4]	_	ignored	
E03 to E07	[7:0]	_	ignored	
	[4:0]	_	ignored	
E08	[5]	VREVERSE		
	[7:6]	_	ignored	
E09	[7:0]	_	ignored	
E10	[6:0]	_	ignored	
	[7]	ADBIT		HANDISEINC
E11	[7:0]		ignored	, [4]
[	[3:0]	<u> </u>	ignored	
E12	[5:4]	MDBIT		
	[7:6]	<u> </u>	ignored	
E13 to E14	[7:0]	<u> </u>	ignored	
E15	[7:0]	GAIN		
E16	[2:0]			7
	[7:3]	<del>_</del>	ignored	
E17 to E22	[7:0]	<del>_</del>	ignored	-//,
E23	[7:0]		_(	)`
E24	[7:0]	SHR0	.0	
E25	[3:0]			
	[7:4]	_	ignored	
E26 to E52 E53	[7:0] [7:0]	_	ignored	
EDS	[1:0]	BLKLEVEL	<del>)</del>	
E54	[7:2]	_	ignored	
E55 to E191	[7:0]	<u> </u>	ignored	
SUNK		CHROLO		

# **Image Data Output Format**

# All-pixel scan mode


List of Setting Register

						CSI-2	2 serial				
		Register	Initial	2 lane			4 lane			Remarks	
Address	bit	Name	Value	30 / 25	30 / 25	30 / 25	60 /50	30 /25	30 / 25		
				[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]		
	AD	Conversion	1	10	10	10	10	12	12		
		tput bit width		10	10	10	10	12	12		
		Data rate		1188	891	1188	1188	891	1188		
3018h		WINMODE	0h				Oh				
3030h	[7:0]	-									
3031h		VMAX	1194h			11	94h			25 /30 / 50 / 60	
3032h	[3:0]								1	[frame/s]	
3034h	[7:0]			0226h /	0226h /	0226h /	0113h /	0226h /	0226h /	30 / 60[frame/ s]	
3035h	[7:0]	HMAX	0226h	0294h	0294h	0294h	014Ah	0294h	0294h	25 / 50[frame/ s]	
304Ch		OPB_SIZE_V	14h	020111	020 111		4h	020111	020 111	20 / 00[1141110/ 0]	
004011	[0.0]	01 B_012E_V	1-711				711			0: Normal,	
304Eh	[7:0]	HREVERSE	00h			00h	/ 01h			1: Inverted	
								6		<u> </u>	
304Fh	[7:0]	VREVERSE	00h			00h	/ 01h			0: Normal	
										1: Inverted	
3050h		ADBIT	01h			00h	/ 01h			0: 10 bit, 1: 12 bit	
3056h	[7:0]	Y_OUT_SIZE	07ACh			07.	ACh				
3057h	[7:0]				OFFICIA						
3072h	[7:0]	AREA2_WIDTH_1	0028h		0028h						
3073h	[4:0]		0020		002011						
3074h		AREA3_ST_	00B0h		, 1		read out				
3075h	[4:0]	ADR_1	оовон		Norr	nal : 00B0h	, Inverted :	1010h			
3076h	[7:0]	 AREA3_WIDTH_1	0F58h		(2)	ΩE	58h				
3077h	[4:0]	/ ((	01 0011		7		0011				
314Ch	[7:0]	INCKSEL1	0080h								
314Dh	[0]	INOROLLI	000011								
315Ah	[1:0]	INCKSEL2	3h			Set accord	ling to INCK				
313/11	[3:2]	PLL_IF_GC	0h			Refer to "II	NCK setting	,			
3168h	[7:0]	INCKSEL3	68h								
316Ah	[7:0]	INCKSEL4	7Fh								
3199h	[4]	HADD	0h			,	Oh				
319911	[5]	VADD	OH			(	JII				
319Dh	[0]	MDBIT	1h			0h	/ 1h			0: 10 bit, 1: 12 bit	
04051		ove More	041-			Set accord	ling to INCK				
319Eh	[7:0]	SYS_MODE	01h			Refer to "II	NCK setting"	,			
3300h	[1:0]	TCYCLE	0h			(	)h				
341Ch	[7:0]	ADDIT4	00.471			10bit A	D : 01FFh				
341Dh	[0]	ADBIT1	0047h			12bit Al	D: 0047h				
3A01h		LANEMODE	3h	1h			3h				
3A18h		TCLK									
3A19h		POST	008Fh	008Fh	007Fh	008Fh	008Fh	007Fh	008Fh		
3A1Ah		TCLK					_ ,, , , _				
3A1Bh		PREPARE	004Fh	004Fh	0037h	004Fh	004Fh	0037h	004Fh		
3A1Ch		TCLK								Global timing	
3A1Dh		TRAIL	004Fh	0047h	0037h	0047h	0047h	0037h	0047h		
3A1Eh		TCLK									
3A1Fh		ZERO	0137h	0137h	00F7h	0137h	0137h	00F7h	0137h		
V, ( ) )	[,,0]		1	<u> </u>	İ	1	İ	l	<u> </u>	1	


						CSI-2	2 serial			Domorko
Address	bit	Register	Initial	2 lane			4 lane			Remarks
Address	DIL	Name	Value	30 / 25	30 / 25	30 / 25	60 /50	30 /25	30 / 25	
				[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	
	AD Conversion			10	10	10	10	12	12	
	Οu	tput bit width		10	10	10	10	12	12	
		Data rate		1188	891	1188	1188	891	1188	
3A20h	[7:0]	THS	004Fh	004Fh	003Fh	004Fh	004Fh	003Fh	004Fh	
3A21h	[7:0]	PREPARE	004F11	004111	003F11	004711	004611	000111	004711	
3A22h	[7:0]	THS	0087h	0087h	006Fh	0087h	0087h	006Fh	0097h	
3A23h	[7:0]	ZERO	000711	000711	11 006F11	006711	006711	000F11	0087h	
3A24h	[7:0]	THS	004Fh	004Fh	003Fh	004Fh	004Fh	003Fh	004Fh	
3A25h	[7:0]	TRAIL	004111	004111	003111	004111	004111	003111	004111	
3A26h	[7:0]	THS	007Eh	007Fh	005Fh	007Fh	007Fh	005Fh	007Fh	•
3A27h	[7:0]	EXIT	007Fh	007711	UUSFII	007711	007711	UUSFII	007 FII	
3A28h	[7:0]	TLPX	003Fh	003Fh	002Fh	003Fh	003Fh	002Fh	003Fh	
3A29h	[7:0]	ILFA	UUSFII	UUSFII	UUZFII	UUSFII	UUSFII	UUZFII	UUSFII	

## Set the following register depending on a read out mode.

A .1.1	1. 11	Initial	Vertical read	out direction
Address	bit	Value	Normal	Inverted
3078h	[7:0]	01h	01h	01h
3079h	[7:0]	02h	02h	02h
307Ah	[7:0]	FFh	FFh	FFh
307Bh	[7:0]	02h	02h	02h
307Ch	[7:0]	00h	00h	00h
307Dh	[7:0]	00h	00h	00h
307Eh	[7:0]	00h	00h	00h
307Fh	[7:0]	00h	00h	00h
3080h	[7:0]	01h	01h	<b>01h</b>
3081h	[7:0]	02h	02h	FEh
3082h	[7:0]	FFh	FFh	FFh
3083h	[7:0]	02h	0 <b>2</b> h	FEh
3084h	[7:0]	00h	00h	00h
3085h	[7:0]	00h	00h	00h
3086h	[7:0]	00h	00h	00h
3087h	[7:0]	00h	00h	00h
30A4h	[7:0]	33h	33h	33h
30A8h	[7:0]	10h	10h	10h
30A9h	[7:0]	04h	04h	04h
30ACh	[7:0]	00h	00h	00h
30ADh	[7:0]	00h	00h	00h
30B0h	[7:0]	10h	10h	10h
30B1h	[7:0]	08h	08h	08h
30B4h 🐸	[7:0]	00h	00h	00h
30B5h	[7:0]	00h	00h	00h
30B6h	[7:0]	0000h	0000h	01FAh
30B7h	[0]	000011	000011	UIIAII
3112h	[7:0]	0008h	0008h	0008h
3113h	[0]	000011	000011	000011
3116h	[7:0]	0008h	0008h	0002h
3117h	[0]	000011	000011	000211



Pixel Array Image Drawing in All scan mode



Drive Timing Chart for All scan mode



# Horizontal/Vertical 2/2-line binning scan mode


List of Setting Register

				CSI-2 serial							
Addross	hit	Register	Initial		2 lane			4	lane		Remarks
Address	bit	Name	Value	30 / 25	30 / 25	60 / 50	30 /25	60 /50	30 / 25	60 /50	
						[frame/s]		[frame/s]	[frame/s]	[frame/s]	
	AD	Conversion		10	10	10	10	10	10	10	
	Out	put bit width		12	12	12	12	12	12	12	
		Data rate		891	1188	1188	891	891	1188	1188	
3018h	[3:0]	WINMODE	0h				1h				
3030h	[7:0]										25 /30 /
3031h	[7:0]	VMAX	1194h				1194	h			50 / 60
3032h	[3:0]						ı		ı	<del>U</del>	[frame/s]
3034h	[7:0]	HMAX	0226h	0226h /	0226h /	0113h /	0226h /	0113h /	0226h /	0113h /	30/ 60[frame/ s]
3035h	[7:0]	111111111111111111111111111111111111111	OZZO.	0294h	0294h	014Ah	0294h	014Ah	029Ah	014Ah	25/ 50[frame/ s]
304Ch	[5:0]	OPB_SIZE_V	14h				14h				
304Eh	[7:0]	HREVERSE	00h				00h / 0	1h	Ola l		0: Normal, 1: Inverted
304Fh	[7:0]	VREVERSE	00h				00h / 0	1h			0: Normal
304111	[7.0]	VICEVERSE	0011		00h / 01h						
3050h	[7:0]	ADBIT	01h				00h	<u> </u>			
3056h	[7:0]	Y_OUT_SIZE	074Ch				03D8	h			
3057h	[7:0]	1_001_0.22	07 1011								
3072h	[7:0]	AREA2_WIDTH_1	0028h				0030	h			
3073h	[4:0]		0020								
3074h		AREA3_ST_	00B0h				Vertical re				
3075h	[4:0]	ADR_1			4	Normal :	00A8h , Ir	verted: 10	18h		
3076h	[7:0]	AREA3_WIDTH_1	0F58h		1		0F60	h			
3077h	[4:0]				Ca						
314Ch	[7:0]	INCKSEL1	0080h								
314Dh	[7:0]			\							
315Ah		INCKSEL2	3h				taccording				
		PLL_IF_GC	0h			Ret	er to "INC	K setting"			
3168h		INCKSEL3	68h								
316Ah		INCKSEL4	7Fh	•							
3199h	[4]	HADD	0h				3h				
	[5]	VADD									0. 10 hit
319Dh	[0]	MDBIT	1h				0h / 1				0: 10 bit 1: 12 bit
319Eh	[7:0]	SYS_MODE	01h				t according				
00001						Ref	er to "INC	K setting"			
3300h		TCYCLE	0h				1h				
341Ch	[7:0]	ADBIT1	0047h				01FF	h			
341Dh	[7:0]	LANG									
3A01h	[7:0]	LANE MODE	03h		01h			(	)3h	ı	
3A18h	[7:0]	TCLK	008Fh	007Fh	008Fh	008Fh	007Fh	007Fh	008Fh	008Fh	
3A19h	[7:0]	POST									
3A1Ah	[7:0]	TCLK	004Fh	0037h	004Fh	004Fh	0037h	0037h	004Fh	004Fh	
3A1Bh	[7:0]	PREPARE									Global timing
3A1Ch	[7:0]	TCLK	004Fh	0037h	0047h	0047h	0037h	0037h	0047h	0047h	
3A1Dh		TRAIL				- "					
3A1Eh		TCLK	0137h	00F7h	0137h	0137h	00F7h	00F7h	0137h	0137h	
3A1Fh	[7:0]	ZERO									


							CSI-2 se	erial			Remarks
Address	bit	Register	Initial		2 lane			4 lane			
		Name	Value	30 / 25	30 / 25	60 / 50	30 /25	60 /50	30 / 25	60 /50	
				[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	
	AD	Conversion		10	10	10	10	10	10	10	
	Out	tput bit width		12	12	12	12	12	12	12	
		Data rate		891	1188	1188	891	891	1188	1188	
3A20h	[7:0]	THS	004Fh	003Fh	004Fh	004Fh	003Fh	003Fh	004Fh	004Fh	
3A21h	[7:0]	PREPARE	004F11	003F11	004111	00411	003F11	003F11	004711	004111	
3A22h	[7:0]	THS	0087h	006Fh	0007h	0087h	006Fh	006Eh	0087h	0087h	
3A23h	[7:0]	ZERO	006711	000F11	0087h	006711	006FN	006Fh	006711	006711	
3A24h	[7:0]	THS	004Fh	003Fh	004Fh	004Fh	003Fh	003Fh	004Fh	004Fh	
3A25h	[7:0]	TRAIL	004F11	003F11	004711	004111	003F11	003F11	004611	004111	
3A26h	[7:0]	THS	007Eh	005Fh	007Fh	007Fh	005Fh	005Fh	007Fh	007Fh	
3A27h	[7:0]	EXIT	007Fh	UUSFII	007FII	007FII	บบอะก	UUSFII	007F11	OUTH	
3A28h	[7:0]	TLPX	003Fh	002Fh	003Fh	003Fh	002Fh	002Fh	003Fh	003Fh	
3A29h	[7:0]	ILFA	UUSFII	UU2FII	UUSFII	UUSFII	002FII	002F11	UUSFII	003111	

## Set the following register depending on a read out mode.

Ct the follow	ing regis	•	g on a read out m		
Address	bit	Initial		out direction	
7.00.000		Value	Normal	Inverted	
3078h	[7:0]	01h	04h	04h	
3079h	[7:0]	02h	FDh	FDh	
307Ah	[7:0]	FFh	04h	04h	
307Bh	[7:0]	02h	FEh	FEh	
307Ch	[7:0]	00h	04h	04h	
307Dh	[7:0]	00h	FBh	FBh	
307Eh	[7:0]	00h	04h	04h	
307Fh	[7:0]	00h	02h	02h	
3080h	[7:0]	01h	04h	FCh	
3081h	[7:0]	02h	FDh	05h	
3082h	[7:0]	FFh	04h	FCh	
3083h	[7:0]	02h	FEh	02h	
3084h	[7:0]	00h	04h	FCh	
3085h	[7:0]	00h	FBh	03h	
3086h	[7:0]	00h	04h	FCh	
3087h	[7:0]	00h	∕ 02h	FEh	
30A4h	[7:0]	33h	77h	77h	
30A8h	[7:0]	10h	20h	20h	
30A9h	[7:0]	04h	00h	00h	
30ACh	[7:0]	00h	08h	08h	
30ADh	[7:0]	00h	08h	78h	
30B0h	[7:0]	10h	20h	20h	
30B1h	[7:0]	08h	00h	00h	
30B4h	[7:0]	00h	10h	10h	
30B5h	[7:0]	00h	10h	70h	
30B6h	[7:0]	0000h	0000h	04F3h	
30B7h	[0]	0000h	0000h	01F2h	
3112h	[7:0]	00001-	00405	00406	
3113h	[0]	0008h	0010h	0010h	
3116h	[7:0]	00001	00405	00001	
3117h	[0]	0008h	0010h	0002h	



Pixel Array Image Drawing in Horizontal /Vertical 2/2-line binnign scan mode



Drive Timing Chart for Horizontal /Vertical 2/2-line binnign scan mode

SONY IMX335LQN-C

## **Window Cropping Mode**

Sensor signals are cut out and read out in arbitrary positions.

Cropping position is set, regarding effective pixel start position as origin (48, 176) in normal mode or (48, 4112) in inverted direction all pixel scan mode. The horizontal normal or inverted operation don't relate to the origin.

Cropping is available from all-pixel scan mode and vertical, horizontal period and frame rate are fixed to the value for this mode. Pixels cropped by horizontal cropping setting are output with left justified and that extends the horizontal blanking period.

Window cropping image is shown in the figure below.

This function support only All-pixel scan mode.




Image Drawing of Window Cropping Mode in normal vertical direction




Image Drawing of Window Cropping Mode in inverted vertical direction

SONY IMX335LQN-C

CHAMDISE INC.

#### **Restrictions on Window cropping mode**

The register settings should satisfy following conditions:

Set WINMODE: 4h.

#### **♦ HTRIMMING START, HNUM**

 $48 \le HTRIMMING\_START + HNUM \le 2664$  HTRIMMING\_START =  $48 + N \times 12$   $312 \le HNUM$  Set HNUM to a multiple of 24. (N is integer equal or more than 0)

#### ◆ AREA3\_ST\_ADR\_1

In case of VREVERSE = 00h AREA3\_ST\_ADR\_1 = 176 +  $M \times 4$  M is integer equal or more than 0. It sets a half value of the number of the skipping lines in M.

In case of VREVERSE = 01h AREA3\_ST\_ADR\_1 = 4112 - M $\times$ 4 M is integer equal or more than 0. It sets a half value of the number of the skipping lines in M.

#### ◆ AREA3\_WIDTH\_1, Y\_OUT\_SIZE

 $372 \times 2 \le AREA3\_WIDTH\_1 \le 1964 \times 2$ Set AREA3\_WIDTH\_1 to twice the number of the lines AREA3\_WIDTH\_1 to multiple of 4. Set Y\_OUT\_SIZE to half values AREA3\_WIDTH\_1

#### ♦ UNREAD\_ED\_ADR

UNREAD\_ED\_ADR = AREA3\_ST\_ADR\_1 + AREA3\_WIDTH\_1 + 208
In case of UNREAD\_ED\_ADR > 4172, set UNREAD\_ED\_ADR = 4172

#### ◆ UNRD\_LINE\_MAX, BLACK\_OFSET\_ADR

In case of VREVERSE = 00h and 176 ≤ AREA3\_ST\_ADR\_1 < 276 or VREVERSE = 01h and 4012 < AREA3\_ST\_ADR\_1 ≤ 4112 set UNRD\_LINE\_MAX = 0 BLACK\_OFSET\_ADR = 0

In case of VREVERSE = 00h and  $276 \le AREA3\_ST\_ADR\_1$  or VREVERSE = 01h and AREA3\\_ST\\_ADR\\_1  $\le 4012$  set UNRD\_LINE\_MAX = 100 BLACK\_OFSET\_ADR = 18

V<sub>TT</sub> (1frame line length or VMAX) ≥ AREA3\_WIDTH\_1 + 96


### ◆ Frame rate on Window cropping mode

Frame rate [frame/s] = 1 / ( $V_{TTL}$  / 2 × (1H period)) 1H period (unit: [µs]) : Fix 1H time in a mode before cropping and refer to the value of "1H period" in the table of "Operating Mode". The example of window cropping setting is shown below.


The frame rate is maximum setting as each image format. For adjust the frame rate, please extend the VMAX or the number of lines per frame.

## Example of Window cropping Mode Setting

	Numbe	er of active pixels		1944	× 1100		
	Re	cording Pixels		1920>	×1080		
	L	ane number		4lane			
	Fram	e rate [frame/s]		117	58		
	AD (	Conversion [bit]		10	12		
	Outp		10	12			
	Data	rate [Mbps/lane]		1188	1188		
Address	bit	Register	Initial	Reg	ister		
Address	DIL	Name	Value	Set	ting		
3018h	[3:0]	WINMODE	0h	4h	4h		
3030h	[7:0]						
3031h	[7:0]	VMAX	1194h	08F8h	08F8h		
3032h	[3:0]						
3034h	[7:0]	HMAX	0226h	0113h	0226h		
3035h	[7:0]	HIVIAA	022011	011311	022011		
302Ch	[7:0]	HTRIMMING START	0030h	0180h	0180h		
302Dh	[7:0]	HTKIWIWIING_STAKT	003011	0.16011	010011		
302Eh	[7:0]	HNUM	0A38h	0798h	0700h		
302Fh	[3:0]	HINUIVI	UASON	079611	0798h		
3056h	[7:0]	Y_OUT_SIZE	07ACh	044Ch	044Ch		
3057h	[7:0]	1_001_312E	UVACII	044011	044011		
3074h	[7:0]	ADEAS OF ADD	00B0h	0410h	0410h		
3075h	[4:0]	AREA3_ST_ADR_1	OOBON	0410h	0410h		
3076h	[7:0]	ADEA2 MIDTH 4	OFFOR	00006	00006		
3077h	[4:0]	AREA3_WIDTH_1	0F58h	0898h	0898h		
30C6h	[7:0]	BLACK OFSET ADR	0000h	0012h	0012h		
30C7h	[4:0]	DLACK_OFSET_ADK	Juuun	001211	001211		
30CEh	[7:0]	LINDD LINE MAY	0000	0064h	0064h		
30CFh	[4:0]	UNRD_LINE_MAX	0000h	0064h	0064h		
30D8h	[7:0]	UNREAD ED ADR	104Ch	0D78h	0D78h		
30D9h	[4:0]	ONNEAD_ED_ADK	104011	ווס <i>ו</i> טט	ווס ו טטו		



Pixel Array Image Drawing in Window Cropping mode (CSI-2 serial output)



Drive Timing Chart for Window Cropping mode (CSI-2 serial output)

## **Description of Various Function**


#### **Standby Mode**

This sensor stops its operation and goes into standby mode which reduces the power consumption by writing "1" to the standby control register STANDBY. Standby mode is also established after power-on or other system reset operation.

List of Standby Mode Setting

Pogiator nama	Register details		Initial	Setting	Ctatus	Domorko	
Register name	Register	Address	bit	value	value	Status	Remarks
OTANDDY.		2000h	[0]	0] 1	1		Register communication
STANDBY	_	3000h	ĮυJ		0		is executed in standby mode.

The serial communication registers hold the previous values. However, the address registers transmitted in standby mode are overwritten. The serial communication block operates even in standby mode, so standby mode can be canceled by setting the STANDBY register to "0". Some time is required for sensor internal circuit stabilization after standby mode is canceled. After standby mode is canceled, a normal image is output from the 9 frames after internal regulator stabilization (18 ms or more).



Sequence from Standby Cancel to Stable Image Output

#### **Slave Mode and Master Mode**

The sensor can be switched between slave mode and master mode. The switching is made by the XMASTER pin. Establish the XMASTER pin status before canceling the system reset. (Do not switch this pin status during operation.)

Input a vertical sync signal to XVS and input a horizontal sync signal to XHS when a sensor is in slave mode. For sync signal interval, input data lines to output for vertical sync signal and 1H period designated in each operating mode for horizontal sync signal. See the section of "Operating mode" for the number of output data line and 1H period.

Set the XVSOUTSE, XHSOUTSEL, XVS\_DRV, XHS\_DRV and XMSTA register in order to start the operation after setting to master mode. In addition, set the count number of sync signal in vertical direction by the VMAX [19:0] register and the clock number in horizontal direction by the HMAX [15:0] register. See the description of Operation Mode for details of the section of "Operating Modes".


## List of Slave and Master Mode Setting


Pin name	Pin processing	Operating mode	Remarks
VMACTED nin	Fixed to Low	Master mode	High: OV <sub>DD</sub>
XMASTER pin	Fixed to High	Slave mode	Low: GND

#### List of Register in Master Mode

D	Register details			Initial	2 111	Damada	
Register name	Register Address bit		bit	value	Setting value	Remarks	
XMSTA	ı	3002h	[0]	1h	1: Master operation ready 0: Master operation start	The master operation starts by setting 0.	
	VMAX [7:0]	3030h	[7:0]				
VMAX [19:0]	VMAX [15:8]	3031h	[7:0]	01194h	See the item of each drive	Line number per frame	
VIVIAX [13.0]	VMAX [19:16]	3032h	[4:0]	0119411	mode.	designated	
HMAX [15:0]	HMAX [7:0]	3034h	[7:0]	0226h	See the item of each drive	Clock number per line	
1 IIVIAX [10.0]	HMAX [15:8]	3035h	[7:0]	022011	mode.	designated	
XVSLNG [1:0]	_	31D4h	[5:4]	0h	0: 1H, 1: 2H, 2: 4H, 3: 8H	XVS low level pulse width designated	
XHSLNG [1:0]	-	31D5h	[5:4]	0h	0: 16clock, 1: 32clock 2: 64clock, 3: 128clock See the next	XHS low level pulse width designated	
XVSOUTSEL [1:0]	K K	24 4 0 b	[1:0]	2h	0: Fixed to Low 2: VSYNC output Others: Setting prohibited		
XHSOUTSEL [1:0]	SEL – 31A0h [3:2]		2h	0: Fixed to Low 2: HSYNC output Others: Setting prohibited			
XVS_DRV [1:0]	_	24.44	[1:0]	3h	XVS output (Master mode)     Hi-z (Slave mode)     Others: Setting prohibited		
XHS_DRV [1:0]	_	31A1h	[3:2]	3h	0: XHS output (Master mode) 3: Hi-z (Slave mode) Others: Setting prohibited		

SONY IMX335LQN-C





XVS/XHS output waveform in sensor master mode

The XVS and XHS are output in timing that set 0 to the register XMSTA. If set 0 to XMSTA during standby, the XVS and XHS are output just after standby is released. The XVS and XHS are output asynchronous with other input or output signals. In addition, the output signals are output with a undefined latency time (system delay) relative to the XHS. Therefore, refer to the sync codes output from the sensor and perform synchronization.

SONY IMX335LQN-C

## **Gain Adjustment Function**

The Programmable Gain Control (PGC) of this device consists of the analog block and digital block. The total of analog gain and digital gain can be set up to 72.0dB by the GAIN [10:0] register setting. The same setting is applied in all colors.

The value which is 10/3 times the gain is set to register. (0.3 dB step)


#### Example)

When set to 6 dB:  $6 \times 10/3 = 20d$ ; GAIN [7:0] = 14h When set to 12.6 dB:  $12.6 \times 10/3 = 42d$ ; GAIN [7:0] = 2Ah

## List of PGC Register

Register		Register details		Initial	Setting value	17	
name	Register	Address	bit	value	Setting range	Remarks	
GAIN	GAIN [7:0]	30E8h	[7:0]	00h	00h-F0h	Setting value: Gain [dB]	
[10:0]	GAIN [10:8]	30E9h	[3:0]	00h	(0d-240d)	× 10/3 (0.3 dB step)	

The gain setting is reflected at the next frame that the communication is performed as shown below.



Gain Reflection Timing

SONY

IMX335LQN-C

## **Black Level Adjustment Function**

The black level offset (offset variable range: 000h to 3FFh) can be added relative to the data in which the digital gain modulation was performed by the BLKLEVEL [9:0] register.

Note that the offset unit changes according to the output bit setting.

When the output data length is 10-bit output, increasing the register setting value by 1h increases the black level by 1 LSB. When the output data length is 12-bit output, increasing the register setting value by 1h increases the black level by 4 LSB.

Use with values shown below is recommended.

10-bit output: 032h (50d) 12-bit output: 032h (200d)

#### List of Black Level Adjustment Register

Pagiotar name	Re	gister details	Initial value	Setting value	
Register name	Register	Register Address bit		mitial value	Setting value
BLKLEVEL [9:0]	BLKLEVEL [7:0]	3302h	[7:0]	032h	000h to 3FFh
BEKEEVEE [9.0]	BLKLEVEL [9:8]	3303h	[1:0]	03211	000110 3FF11
SUMMIC	BLKLEVEL [9:8]	OCT	ERCY.		


SONY IMX335LQN-C

# **Normal Operation and Inverted Operation**


The sensor readout direction (normal / inverted) in vertical direction can be switched by VREVERSE register settings and in horizontal direction can be switched by the HREVERSE register setting. See the section of "Operating Modes" for the order of readout lines in normal and inverted modes. See the section of "List of Setting Register" for the other register settings. One invalid frame is generated when reading immediately after the readout direction change in order to switch the normal operation and inversion between frames.

List of Drive Direction Setting Register

Address	bit	Register name	Initial value	Normal	Inverted
304Eh	[0]	HREVERSE	00h	00h	01h
304Fh	[0]	VREVERSE	00h	00h	01h



Normal and Inverted Drive Outline in Vertical Direction (TOP VIEW)



Normal and Inverted Drive Outline in Horizontal Direction (TOP VIEW)

#### **Shutter and Integration Time Settings**

This sensor has a variable electronic shutter function that can control the integration time in line units. In addition, this sensor performs rolling shutter operation in which electronic shutter and readout operation are performed sequentially for each line.

Note) For integration time control, an image which reflects the setting is output from the frame after the setting changes.

### **Example of Integration Time Setting**

The sensor's integration time is obtained by the following formula.

#### Integration time = 1 frame period - SHR0 x (1H period)

- \*1 The frame period is determined by the input XVS when the sensor is operating in slave mode, or the register VMAX value in master mode. The frame period is designated in 1H units, so the time is determined by (Number of lines × 1H period).
- \*2 See "Operating Modes" for the 1H period.

In this section, the shutter operation and storage time are shown as in the figure below with the time sequence on the horizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout operation are noted in line units.




Image Drawing of Shutter Operation

#### Normal Exposure Operation (Controlling the Integration Time in 1H Units)

The integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the integration time is controlled by the SHR0 [19:0] register. Set SHR0 [19:0] to a value between 9 and (Number of lines per frame -1) in All-pixel scan mode. Set SHR0 [19:0] to a value between 17 and (Number of lines per frame -1) in Horizontal/Vertical 2/2-line binning scan mode. When the sensor is operating in slave mode, the number of lines per frame is determined by the XVS interval (number of lines), using the input XHS interval as the line unit. When the sensor is operating in master mode, the number of lines per frame is determined by the VMAX register. The number of lines per frame differs according to the operating mode.

### Registers Used to Set the Integration Time in 1H Units

Pogistor name	Regis	ter details		Initial	Cotting value	
Register name	Register	Address	Address bit		Setting value	
	SHR0 [7:0]	3058h	[7:0]	00009h	Sets the shutter sweep time. All pixel scan: 9 to (Number of lines per frame – 1)	
SHR0 [19:0]	SHR0 [15:8]	3059h	[7:0]			
	SHR0 [19:16]	305Ah	[3:0]	0000011	Horizontal/Vertical 2/2-line binning scan : 17 to (Number of lines per frame – 1) * Others: Setting prohibited	
	VMAX [7:0]     3030h       VMAX [15:8]     3031h		[7:0]		Sets the number of lines per frame	
VMAX [19:0]			[7:0]	01194h	(only in master mode). See "Operating Modes" for the setting	
	VMAX [19:16]	3032h	[3:0]		value in each mode.	




Image Drawing of Integration Time Control within a Frame

## Long Exposure Operation (Control by Expanding the Number of Lines per Frame)

Long exposure operation can be performed by lengthening the frame period.

When the sensor is operating in slave mode, this is done by lengthening the input vertical sync signal (XVS) pulse interval.

When the sensor is operating in master mode, it is done by designating a larger register VMAX [19:0] value compared to normal operation. When the integration time is extended by increasing the number of lines, the rear V blanking increases by an equivalent amount.

Although the maximum value of long exposure operation changes in each modes, the maximum of long time exposure is approximately 1 s.

When set to a number of V lines or more than that noted for each operating mode, the imaging characteristics are not quaranteed during long exposure operation.




Image Drawing of Long Integration Time Control by Adjusting the Frame Period

SUMMICTECHINO

## **Example of Integration Time Settings**

The example of register setting for controlling the storage time is shown below.

#### **Example of Integration Time Settings**

Onevation	Sensor setti	ng (register)	Into quetion time
Operation	VMAX <sup>*</sup>	SHR0**	Integration time
		4499	1H
		:	:
All-scan mode	4500	N	(4500 – N) H
		÷	:
		9	4491H
		4499	1H
Horizontal/Vertical		:	:
2/2-line binning scan	4500	N	(4500 – N) H
mode		:	
		17	4483H

<sup>\*</sup> In sensor master mode. In slave mode, the interval is the same as XVS input.

<sup>\*\*\*</sup> The SHR0 setting value (N) is set All-scan mode between "9" and "the VMAX value (M) – 1", Horizontal/Vertical 2/2-line binning scan mode between "17" and "the VMAX value (M) – 1".

# Signal Output CSI-2 output

The output formats of this sensor support the following modes.

CSI-2 serial 2 Lane / 4 Lane, RAW10 / RAW12

The 2 Lane / 4 Lane serial signal output method using this sensor is described below.


Complied with the CSI-2, data is output using 2 Lane / 4 Lane. The image data is output from the CSI-2 output pin. The DMOP1/DMOM1 are called the Lane1 data signal, the DMOP2/DMOM2 are called the Lane2 data signal, the DMOP3/DMOM3 are called the Lane3 data signal, the DMOP4/DMOM4 are called the Lane4 data signal. In addition, the clock signals are output from DMCKP/DMCKM of the CSI-2 pins.

In 2 Lane mode, data is output from Lane1 and Lane2. In 4 Lane mode, data is output from Lane1, Lane2, Lane3 and Lane4. The bit rate maximum value is 1188 Mbps / Lane.

The select of RAW10 / RAW12 is set by the register: MDBIT [0] The number of output lanes is set by the register: LANEMODE [2:0]. Unused lanes (when setting 2 lanes; DMOP3 / DMOM3, DMOP4 / DMOM4) output signals conformed to MIPI standard.


Pagistar nama	Register d	etails	Initial	Sotting value	Description
Register name	Address	bit	value	Setting value	Description
MDBIT	319Dh	[0]	1h	0h	RAW10
IVIDBIT	319011	[0]	111	1h	RAW12
				1h	2Lane
LANEMODE [2:0]	3A01h	[2:0]	3h	3h	4Lane
				2	Others:Setting prohibited

The formats of RAW12 and RAW10 are shown below.



The Example of Format of RAW12 / RAW10


The each formal of 2 Lane and 4 Lane are shown below.



2 Lane / 4 Lane Output Format

#### **MIPI Transmitter**

Output pins (DMOP1, DMOM1, DMOP2, DMOM2, DMOP3, DMOM3, DMOP4, DMOM4, DMCKP, DMCKM) are described in this section.




Relationship between Pin Name and MIPI Output Lane

The pixel signals are output by the CSI-2 High-speed serial interface. See the MIPI Standard

- MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2) Version 1.10
- MIPI Alliance Specification for D-PHY Version 1.10

The CSI-2 transfers one bit with a pair of differential signals. The transmitter outputs differential current signal after converting pixel signals to it. Insert external resistance in differential pair in a series or use cells with a built-in resistance on the Receiver side. When inserting an external resistor, as close as possible to the Receiver. The differential signals maintain a constant interval and reach the receiver with the shortest wiring length possible to avoid malfunction. The maximum bit rate of each Lane are 1188 Mbps / Lane.



Universal Lane Module Functions

#### Number of Internal A/D Conversion Bits Setting

The number of internal A/D conversion bits can be selected from 10 bits or 12 bits by the register ADBIT. See the section of "Operating Modes" for the correspondence with each mode.

#### List of Bit Width Selection

Register		Register details		Initial	Catting value
name	Register	Address	bit	value	Setting value
ADBIT	_	3050h	[0]	1h	0: 10 bit 1: 12 bit
ADDIT4[0:0]	ADBIT1[7:0]	341Ch	[7:0]	0047h	10 bit: 01FFh
ADBIT1[8:0]	ADBIT1[8]	341Dh	[0]	004711	12 bit: 0047h

### **Output Signal Range**

In CSI-2 output mode, the sensor output has either a 10 bit or 12 bit gradation, but output is not performed over the full range, and the maximum output value is the 3FFh value (10 bit output) and the FFFh one (12 bit output). The output range for each output gradation is shown in the table below.

## Output Gradation and Output Range (CSI-2 Output)

	Outpu	t value
Output gradation	Min.	Max.
10 bit	000h	3FFh
12 bit	000h	FFFh

## **INCK Setting**

The available operation mode varies according to INCK frequency. Input either 6-27 MHz ,37.125 MHz or 74.25 MHz for INCK frequency. The INCK setting register and the list of INCK setting are shown in the table below.

## **INCK Setting Register**

#### Data rate 1188Mbps / lane

Register	R	egister details		Initial				INCK			
name	Register	Address	bit	value	6 [MHz]	12 [MHz]	18 [MHz]	24 [MHz]	27 [MHz]	37.125 [MHz]	74.25 [MHz]
BCWAIT_TIME	_	300Ch	[7:0]	B6h	0Fh	1Eh	2Dh	3Bh	42h	5Bh	B6h
CPWAIT_TIME	_	300Dh	[7:0]	7Fh	0Bh	15h	1Fh	2Ah	2Eh	40h	7Fh
INCKSEL1	_	314D-4Ch	[8:0]	0080h	00C6h	00C6h	0084h	00C6h	00B0h	0080h	0080h
INCKSEL2	_	245 A b	[1:0]	3h	0h	1h	1h	2h	2h	2h	3h
PLL_IF_GC	_	315Ah	[3:2]	0h	0h	0h	0h	Oh	0h	0h	0h
INCKSEL3	_	3168h	[7:0]	68h	A0h	A0h	6Bh	A0h	8Fh	68h	68h
INCKSEL4	_	316Ah	[7:0]	7Fh	7Ch	7Dh	7Dh	7Eh	7Eh	7Eh	7Fh
SYS_MODE	_	319Eh	[7:0]	01h	01h	01h	01h	01h	01h	01h	01h

#### Data rate 891Mbps / lane


6 [MHz] 0Fh 0Bh 0129h 0h	12 [MHz] 1Eh 15h 0129h	18 [MHz] 2Dh 1Fh	INCK 24 [MHz] 3Bh 2Ah	27 [MHz] 42h	37.125 [MHz] 5Bh	74.25 [MHz] B6h
[MHz] 0Fh 0Bh 0129h	[MHz] 1Eh 15h	[MHz] 2Dh 1Fh	[MHz] 3Bh	[MHz] 42h	[MHz]	[MHz]
0Fh 0Bh 0129h	1Eh 15h	2Dh 1Fh	3Bh	42h		
0Bh 0129h	15h	1Fh			5Bh	B6h
0129h			2Ah	OFF		
_	0129h	00001		2Eh	40h	7Fh
0h		00C6h	0129h	0108h	00C0h	00C0h
	1h	1h	2h	2h	2h	3h
1h	1h	1h	1h	1h	1h	1h
A0h	A0h	6Bh	A0h	8Fh	68h	68h
7Ch	7Dh	7Dh	7Eh	7Eh	7Eh	7Fh
02h	02h	02h	02h	02h	02h	02h

#### **Register Hold Setting**

Register setting can be transmitted with divided to several frames and it can be reflected globally at a certain frame by the register REGHOLD. Setting REGHOLD = 1 at the start of register communication period prevents the registers that are set thereafter from reflecting at the frame reflection timing. The registers that are set when setting REGHOLD = 1 are reflected globally by setting REGHOLD = 0 at the end of communication period of the desired frame to reflect the register.

## Register Hold Setting Register

Register	R	egister details		Initial value	Softing value	
name	Register	Address	bit	miliai value	Setting value	
REGHOLD	_	3001h	[0]	0h	0: Invalid 1: Valid (Register hold)	



Register Hold Setting

#### **Mode Transitions**

When changing the operating mode during sensor drive operation, set via sensor standby. However, these transitions that described below can be transitions without standby.

- ◆ Change the number of vertical lines (In sensor master mode, change the VMAX. In sensor slave mode, change the period of XVS input.)
- ◆ Horizontal and vertical scan direction. (When the vertical scan direction is changed, an invalid frame generates during transition.)
- ◆ Change the mode between All-pixel scan and Window cropping. (However, It is case that transitions by not changing register HMAX . In addition, an invalid frame generates during transition.)


The changing MIPI lane setting can not support during sensor drive operation.

#### **Power-on and Power-off Sequence**

#### Power-on sequence

Turn On the power supplies so that the power supplies rise in order of 1.2 V power supply (DV<sub>DD1</sub>, DV<sub>DD2</sub>) →1.8 V power supply (OV<sub>DD</sub>) → 2.9 V power supply (AV<sub>DD1</sub>, AV<sub>DD2</sub>). In addition, all power supplies should finish rising within 200 ms

- 2. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.)
- 3. The system clear is applied by setting XCLR to High level. The maser clock input after setting the XCLR pin to High level.
- 4. Make the sensor setting by register communication after the system clear.




Power-on Sequence

Item	Symbol	Min.	Max.	Unit
1.2 V power supply rising → 1.8 V power supply rising	T0	0	_	ns
1.8 V power supply rising → 2.9 V power supply rising	T1	0		ns
Rising time of all power supply	T2	_	200	ms
2.9 V power supply rising → Clear OFF	T <sub>LOW</sub>	500	_	ns
Clear OFF → INCK rising	T3	0	_	μs
Clear OFF → Communication start	T4	20	_	μs
Standby OFF (communication)  → External input XHS,XVS (slave mode only)	T <sub>SYNC</sub>	18	_	ms

## Slew Rate Limitation of Power-on Sequence


Conform the slew rate limitation shown below when power supply change 0 V to each voltage (0 % to 100 %) in power-on sequence.



Item	Symbol	Power supply	Min.	Max.	Unit	Remarks
	-	D\/ D\/ (1.2.\/)		25	m\//uc	Nemans
Slew rate	SR	OV <sub>DD</sub> (1.8 V)	_	25	mV/μs	
Siew rate	SK	Λ\/ · Λ\/ · (2.0.\/)		25	mV/μs	
		AV DD1 ,AV DD2(2.3 V)	<u> </u>	2.5	πιν/μο	
					,	
				. XY~		
				X		
		OV <sub>DD</sub> (1.8 V) AV <sub>DD1</sub> ,AV <sub>DD2</sub> (2.9 V)				
			Mi			
		Q.	<b>+</b> `			
		1	,			
		"H				
	_1	V,				
	, C					
		,				
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\					
	Ci					
14,						

#### Power-off sequence

Turn Off the power supplies so that the power supplies fall in order of 2.9 V power supply  $(AV_{DD1}, AV_{DD2}) \rightarrow 1.8 \text{ V}$  power supply  $(OV_{DD}) \rightarrow 1.2 \text{ V}$  power supply  $(DV_{DD1}, DV_{DD1})$ . In addition, all power supplies should falling within 200 ms. Set each digital input pin (INCK, SDA, SCL, XCLR, XMASTER, XVS, XHS) to 0 V before the 1.8 V power supply  $(OV_{DD})$  falls.



Power-off Sequence

Item	Symbol	Min.	Max.	Unit
2.9 V power shut down → 1.8 V power shut down	T5	0	_	ns
1.8 V power shut down → 1.2 V power shut down	T6	0		ns
Shut down time of all power supply	T7		200	ms
SUMMICTE				

### **Sensor Setting Flow**


#### **Setting Flow in Sensor Slave Mode**

The figure below shows operating flow in sensor slave mode.

For details of "Power-on" to "Reset cancel", see the item of "Power-on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".

"Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation".



SONY

#### **Setting Flow in Sensor Master Mode**


The figure below shows operating flow in sensor master mode.

For details of "Power-on" to "Reset cancel", see the item of "Power on sequence" in this section.


For details of "Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".

In master mode, "Master mode start" by setting register XMSTA to "0" after "Waiting for internal regulator stabilization"

"Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation". This time, set "master mode stop" by setting XMSTA to "1".



## **Peripheral Circuit**



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.

## **Spot Pixel Specifications**


(AV<sub>DD</sub> = 2.9 V, OV<sub>DD</sub> = 1.8 V, DV<sub>DD</sub> = 1.2 V, Tj = 60  $^{\circ}$ C, 30 frame/s, Gain: 0 dB)

		Maximu	Maximum distorted pixels in each zone			Measurement			
Type of distortion	Level	0 to II' Effective OB III Ineffective OB		method	Remarks				
Black or white	30% < D	40	No evaluation		n	1			
pixels at high light	50% Z	criteria		riteria applie	ed	ı			
White pixels	F.C D	60	20	No eva	luation	0	4/20 a atamana		
in the dark	5.6 mV <u>&lt;</u> D	00	600 criteria applied		2	1/30 s storage			
Black pixels at	D 715 mV	0	No ev		No evaluation		n	20	•
signal saturated	D <u>&lt;</u> 715 mV	0	criteria applied		3				

Note) 1. Zone is specified based on all-pixel drive mode

- 2. D Spot pixel level
- 3. See the Spot Pixel Pattern Specifications for the specifications in which pixel and black pixel are close.

#### **Zone Definition**



#### **Notice on White Pixels Specifications**

After delivery inspection of CMOS image sensors, particle radiation such as cosmic rays etc. may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".)

Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards.

Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Semiconductor Solutions Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after you have incorporated such CMOS image sensors into other products.

Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Semiconductor Solutions Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

#### [For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

#### **Example of Annual Number of Occurrence**

White Pixel Level (in case of integration time = $1/30 \text{ s}$ ) (Tj = $60 \degree \text{C}$ )	Annual number of occurrence
5.6 mV or higher	28 pcs
10.0 mV or higher	16 pcs
24.0 mV or higher	6 pcs
50.0 mV or higher	3 pcs
72.0 mV or higher	2 pcs

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.

Material\_No.03-0.0.10


## **Measurement Method for Spot Pixels**

After setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

#### 1. Black or white pixels at high light

After adjusting the luminous intensity so that the average value VG of the Gb / Gr signal outputs is 505 mV, measure the local dip point (black pixel at high light,  $V_{IB}$ ) and peak point (white pixel at high light,  $V_{IK}$ ) in the Gr / Gb / R / B signal output Vi (I = Gr / Gb / R / B), and substitute the value into the following formula.

Spot pixel level D = ((ViB or ViK) / Average value of Vi) x 100 [%]



Signal output waveform of R / G / B channel

#### 2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform, using the average value of the dark signal output as a reference.

#### 3. Black pixels at signal saturated

Set the device to operate in saturation and measure the local dip point, using the OB output as a reference.



Signal output waveform of R/G/B channel

#### **Spot Pixel Pattern Specification**

White Pixel, Black Pixel and Bright Pixel are judged from the pattern whether they are allowed or rejected, and counted.

List of White Pixel, Black Pixel and Bright Pixel Pattern


No.	Pattern R G G B	It provides by color filter array described in the left.	White pixel Black pixel Bright pixel
1		Same color	Rejected
2		Same color	Rejected

- Note) 1."●" shows the position of white pixel, black pixel and bright pixel.

  White pixel, black pixel and bright pixel are specified separately according the pattern.

  (Example: If a black pixel and a white pixel is in the pattern No.1 respectively, they are not judged to be rejected.)
  - 2. When one or more spot pixels indicated "Rejected" is selected and removed.
- 3. Spot pixels other than described in the table above are all counted including the number of allowable spot pixels by zone.

Marking



Note 1) Year code shall be arranged in A part.
2) Month code shall be arranged in B part.
3) WID (Slice No.) shall be arranged in C part.
4) Lot No. shall be arranged in D to E part.

DRAWING No. AM-C335LQN

## **Notes On Handling**

#### 1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

#### 2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use. A protective tape is not applied before shipping.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.

#### 3. Installing (attaching)


- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

#### 4. Recommended reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Temperature profile for reflow soldering

Control item	Profile (at part side surface)
1. Preheating	150 to 180 °C 60 to 120 s
2. Temperature up (down)	+4 °C/s or less (-6 °C/s or less)
3. Reflow temperature	Over 230 °C 10 to 30 s Max. 5 °C/s
4. Peak temperature	Max. 240 ± 5 °C



#### (2) Reflow conditions

- (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 245 °C.
- (b) Perform the reflow soldering only one time.
- (c) Finish reflow soldering within 72 h after unsealing the degassed packing.

  Store the products under the condition of temperature of 30 °C or less and humidity of 60 % RH or less after unsealing the package.
- (d) Perform re-baking only one time under the condition at 125  $^{\circ}\text{C}$  for 24 h.

#### (3) Others


- (a) Carry out evaluation for the solder joint reliability in your company.
- (b) Note that an excessive rate of temperature increase during reflow or inattention after unsealing the degassed packaging may cause the WLCSP body to crack.
- (c) Note that X-ray inspection may damage characteristics of the sensor.

#### 5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.

## **Package Outline**

(Unit: mm)



#### **List of Trademark Logos and Definition Statements**

## **STARVIS**

\* STARVIS is a trademark of Sony Corporation. The STARVIS is back-illuminated pixel technology used in CMOS image sensors for surveillance camera applications. It features a sensitivity of 2000 mV or more per 1 μm² (color product, when imaging with a 706 cd/m² light source, F5.6 in 1 s accumulation equivalent), and realizes high picture quality in the visible-light and near infrared light regions.

SUMMIC TECHNOLOGY & MERCHANDISE INC.

## **Revision History**

Date of change	Ver	Page	Contain of Change
2017/05/22	0.1	_	First Edition
	0.2	7	Correction: "Optical Center" Pin No
		8	Correction: "Pixel Arrangement" Pin No
		10	Correction: "Pin Configuration"
		11-13	Correction : "Pin Description"
2017/06/06		24	Correction : SCL, SDA pin No
		64	Correction: "Normal and Inverted Drive Outline" Pin No
		71	Correction: "Relationship between Pin Name and MIPL Output Lane" Pin No
		80	Correction : "Peripheral Circuiti" Pin No
		88	Correction : "Package Outline" Pin No
		1	Update: Gain setting range in CDS / PGA function
		•	WDR $\rightarrow$ HDR name changed.
		3	Update : Operating guarantee temperature updated.  TBD → 85°C
		7	Update: Optical Center TBD → 0.0125mm
		12	Correction : Pin description Pin No G10
			$I/O: Power \rightarrow O$
			Description : Reference pin → TEST output pin
		15	Update: Current consumption
		10.5	Correction: I <sup>2</sup> C Specification VOL, VOH
		18	Low level input voltage $\rightarrow$ Low level output voltage High level input voltage $\rightarrow$ High level output voltage
			Correction: I/O Equivalent Circuit Diagram
2017/11/06		19	TOUT symbol deleted
		20	Update : Spectral sensitivity characteristics
		21	Update : Image sensor characteristics
1			Video signal shading , Dark signal and Dark signal shading added.
S		23	Update: Sensitivity ratio and saturation signal TBD updated.  Video signal shading, Dark signal and Dark signal shading added.
		30	Correction: the immediate reflection registers
			XMSTA added
		38	Update : Register address 30E8h, 30E9h setting range TBD → 72.0dB
		41	Correction : 31A0h description changed.
			$0$ : Fixed to High $\rightarrow 0$ : Fixed to Low
		42.17	Register address 31A1h XVS_DRV, XHS_DRV added Update: Added the register which should be chaged the value from the default value
		42-47	after the reset

Date of	Ver	Page	Contain of Change
change			
		53,77	Correction : Register address 319Eh defult value 00h → 01h
		59	Correction: Y_OUT_SIZE register added in window cropping mode
		63	Update: Normal image output TBD → 8frames
			Correction: Sequence from Standby Cancel to Stable image Output figure
			signal XCE → SCL
		64	Correction: XVS_DRV and XHS_DRV added in list of register master mode
		66	Update : Gain setting range TBD → 72.0dB
		77	Correction: INCK 27MHz setting added
		78	Correction : Register Hold Setting figure
			FS output timing 12H → 21H
2017/11/06	0.3	79	Correction : Power-on sequence No3
			XCE control description deleted. $T_{SYNC} 20ms \rightarrow 18ms$
		82,83	Update: Wait time added
		84	Correction : Peripheral Circuit pin name changed.
			$VADD^* \rightarrow AVDD^*$ , $VDDD1,3 \rightarrow DVDD1,2$ , $VDDD2 \rightarrow$
			OVDD
		85	Update : Spot pixel specifications
		87	Correction: Black or white pixels at high light
			Gr and Gb signal outputs 650mV → 505mV Black pixels at signal saturated
			Vsat Min = $913\text{mV} \rightarrow 894\text{mV}$
		91	Update: Recommended reflow soldering conditions
	E18112	17	Correction: XVS – XHS fall width 1 / f <sub>INCK</sub> → 0ns
			Added: XVS / XHS Tr and Tf added
		31	Added: Register 3004h
		48	Update : Register address 37B0h
		50	XMASTER pin low setting added.
		52	Added : Embedded data bit assign
2018/01/24		57	Correction : TCYCLE register address 319Eh → 3300h
		60,61	Added: Inverted register setting in window cropping mode
9		87	Update: The annual number of white pixels occurrence updated.
		90	Update : Marking
		91	Update : 2.Protection from dust and dirt
		92	Update: 4.Recommended reflow soldering conditions (3) Others (b) description
		93	Update : Package outline

Date of change	Ver	Page	Contain of Change		
		14	Correction : VOH, VOL electrical characteristics VOH min : $OV_{DD} - 0.4 \rightarrow OV_{DD} - 0.2$ VOL max : $0.4 \rightarrow 0.2$		
		31,32,40,41	Correction: 300Ch, 300Dh, 315Ah, 316Ah, 316Ah register description		
		57	Correction : 25/50 frame/s HMAX setting  25 frame/s HMAX 0280h → 0294h  50 frame/s HMAX 0140h → 014Ah		
			Added : AREA3_ST_ADR_1 register setting way		
2018/04/13	E18112A84	61	Correction : Y_OUT_SIZE setting  Set Y_OUT_SIZE to same as AREA3_WIDTH_1  →Set Y_OUT_SIZE to half values AREA3_WIDTH_1		
			Frame rate calculation $1 / (V_{TTL} \times (1H \text{ period})) \rightarrow 1 / (V_{TTL} / 2 \times (1H \text{ period}))$		
			1H period on Window cropping mode		
			"Number of INCK in 1H" → "1H period"		
		62	Added: Y_OUT_SIZE register setting		
64 Correction : Stable image output timing 8 frame → 9frame					
		ECHIN	Correction : Stable image output timing 8 frame 7 straine		
SUMMIC TECHNIC					