

# CS-226 : Digital Logic Design Project

<u>Name</u>	<u>Roll No.</u>
Aditya Jain	203050003
Fenil Gaurang Mehta	203050054
Sagar Tyagi	203050008
Vipin Mahawar	203050110
Amit Hari	203050115

## IITB - Proc

- 16 bit Computer System
- 8 Register (R0-R7) : General Purpose
- Condition Code Register (With 2 Flags - Carry Flag (C) and Zero Flag (Z))
- Use Point-to-Point communication infrastructure
- Memory is Word Addressible (Cell size is 16 bits)
- Supports 15 Instructions
- Instructions are of 3 Types.
  - 1) R Type Instruction Format
  - 2) I Type Instruction Format
  - 3) J Type Instruction Format

## Design Document

### 1) R Type Instruction Format

15-12	11-9	8-6	5-3	2	1-0
Opcode (4 bit)	Reg A (RA) (3 bit)	Reg B (RB) (3 bit)	Reg C (RC) (3 bit)	Unused (1 bit)	Condition (CZ) (2 bit)

### 2) I Type Instruction Format

15-12	11-9	8-6	5-0
Opcode (4 bit)	Reg A (RA) (3 bit)	Reg C (RC) (3 bit)	Immediate (6 bit Signed)

### 3) J Type Instruction Format

15-12	11-9	8-0
Opcode (4 bit)	Reg A (RA) (3 bit)	Immediate (9 bit Signed)



# R Type Instructions Format

ADD, ADC, ADZ, NDU, NDC, NDZ (6 Instructions)

S<sub>0</sub>

Data Transfer	Control Signals
PC → Mem-Addr	• MR
Mem-Out → IR	• IR-W

(MR - Memory Read  
IR-W - Instruction Register Write  
IR - Instruction Register)

S<sub>1</sub>

IR <sub>11-9</sub> → RF-A1	• T1-W
IR <sub>8-6</sub> → RF-A2	• T2-W
RF-D1 → T1	
RF-D2 → T2	

(RF-A1 - Register File Address 1  
RF-A2 - Register File Address 2  
RF-D1 - Register File Data 1  
RF-D2 - Register File Data 2  
T1-W - T1 Write  
T2-W - T2 Write)

S<sub>2</sub>

T1 → ALU-A	• ALU-OPN
T2 → ALU-B	• T3-W
ALU-C → T3	
ALU-C <sub>(16)</sub> → C (Flag)	
ALU-C <sub>15-0</sub> == 0 → Z (Flag)	

→ AND if opcode is 0000 or 0001  
→ NAND if opcode is 0010

S<sub>3</sub>

T3 → RF-D3	• RF-W
IR <sub>5-3</sub> → RF-A3	

(RF-D3 - Register File Data 3  
RF-A3 - Register File Address 3  
RF-W - Register File Write)


S<sub>4</sub>

∵ Memory is Word Addressable

PC → ALU-A	• ALU-ADD
+1 → ALU-B	• PC-W
ALU-C → PC	


(PC-W - PC Write)

## State transition Diagram








## I Type Instruction Format






### 1) ADD




#### State Transition Diagram



### 2) LW




#### State Transition Diagram






3) SW

$S_{10}$





(MW - Memory Write)





4) LHU (2 Type ~~Instruction~~ Instruction)

$S_{11}$



5) BEG

$S_{12}$





## J Type Instruction Formats

1) LA  
S<sub>13</sub>

Data Transfer	Control Signals
$\vec{0} \rightarrow T_2$ $IR_{11-9} \rightarrow RF\_A1$ $RF\_D1 \rightarrow T_1$	<ul style="list-style-type: none"> <li>• <math>T_1 - W</math></li> <li>• <math>T_2 - W</math></li> </ul>

S<sub>14</sub>

$T_1 \rightarrow \text{Mem-Addr}$ $\text{Mem-Out} \rightarrow T_3$ $T_1 \rightarrow \text{ALU-A}$ $+1 \rightarrow \text{ALU-B}$ $\text{ALU-C} \rightarrow T_1$	<ul style="list-style-type: none"> <li>• MR</li> <li>• <math>T_3 - W</math></li> <li>• <math>T_1 - W</math></li> </ul>
--	--


(Writing occurs at end of clock cycle  
So no problem in reading & writing  $T_1$ )

S<sub>15</sub>

$T_{2,2-0} \rightarrow RF\_A3$ $T_3 \rightarrow RF\_D3$ $T_2 \rightarrow \text{ALU-A}$ $+1 \rightarrow \text{ALU-B}$ $\text{ALU-C} \rightarrow T_2$	<ul style="list-style-type: none"> <li>• <math>RF - W</math></li> <li>• <math>T_2 - W</math></li> </ul>
---	---



### State Transition Diagram



2) SA

S<sub>16</sub>


$T_{2,2-0} \rightarrow RF\_A1$ $RF\_D1 \rightarrow T_3$ $T_2 \rightarrow \text{ALU-A}$ $+1 \rightarrow \text{ALU-B}$ $\text{ALU-C} \rightarrow T_2$	<ul style="list-style-type: none"> <li>• <math>T_3 - W</math></li> <li>• <math>T_2 - W</math></li> </ul>
---	--

S<sub>17</sub>

$T_1 \rightarrow \text{Mem-Addr}$ $T_3 \rightarrow \text{Mem-In}$ $T_1 \rightarrow \text{ALU-A}$ $+1 \rightarrow \text{ALU-B}$ $\text{ALU-C} \rightarrow T_1$	<ul style="list-style-type: none"> <li>• MW</li> <li>• <math>T_1 - W</math></li> </ul>
---	--



### State Transition Diagram




### 3) JAL

	Data Transfer	Control Signal
S <sub>18</sub>	PC → RF-D3 IR <sub>11-9</sub> → RF-A3 IR <sub>8-6</sub> → RF-A2 RF-D2 → T <sub>2</sub>	• RF-W • T <sub>2</sub> -W

S <sub>19</sub>	PC → ALU-A IR <sub>8-0</sub> → SEQ → ALU-B ALU-C → PC	• ALU-ADD • PC-W
-----------------	---	---------------------


### State Transition Diagram




### 4) JLR

S <sub>20</sub>	T <sub>2</sub> → PC	PC-W
-----------------	---------------------	------

### State Transition Diagram







$t_0$  : Opcode = 0001 or 0011 or 0110 or 1000 or 0111 or 1001

$t_1$  : Opcode = 0001

$t_2$  : Opcode = 0011

$t_3$  : Opcode = 0110 or 0111

$t_4$  : Opcode = 1000 or 1001

$t_5$  : Opcode = 1000

$t_6$  : Opcode = 1001

$t_7$  : Opcode = 1100 and  $(T_1 \text{ xor } T_2 == 0000H)$

$t_8$  : Opcode = 0100 or 0101

$t_9$  :  $[ \text{Opcode} = 1100 \text{ and } (\overline{T_1 \text{ xor } T_2} == 0000H) ]$  or  $\overline{t_{10}}$

$t_{10}$  :  $(\text{Opcode} = 0000 \text{ or } 0010) \cdot [ (IR_{1-0} == 0 \text{ or } (IR_{1-0} == 10) \text{ or } (IR_{1-0} == 01) ) ]$

$t_{11}$  : Opcode = 0000 or 0010

$t_{12}$  : Opcode = 0001

$t_{13}$  : Opcode = 0100

$t_{14}$  : Opcode = 0101

$t_{15}$  : Opcode = 0110

$t_{16}$  : Opcode = 0111

$t_{17}$  :  $T_{2-0} \neq 000$

$t_{18}$  :  $T_{2-0} == 000$

$t_{19}$  :  $T_{2-0} \neq 000$

$t_{20}$  :  $T_{2-0} == 000$







Diagram with few lines (input to MUX) not Drawn (but inputs mentioned) for easy understanding



Diagram with every connections connected

