

Computer Systems

Martin

Unit	Title
1	Data Representation and Manipulation
2	Introduction to Computer Architecture
3	Instructions, Assembly Language and Machine Code
4	Compilation, Interpretation and the JVM
5	Subroutines and Stacks
6	Introduction to Operating Systems
7	Complexity of Algorithms
10	Computer Architecture and OS Structures
11	Process Management
12	Process Scheduling
14	Concurrency and Synchronisation
15	Deadlocks
16	Introduction to Networks
16	Introduction to Networks
17	Application Layer
18	Transport Layer
19	Network Layer
20	Network Security
21	The JVM and Java Bytecode

Chapter 1

Basic

1.1 Data Representation and Manipulation

1.1.1 Binary

Computers consist of a collection of switches called transistors, which can either be on or off. This leads to binary representation, where off is 0 and on is 1. All data and instructions are stored in binary. Binary digits are known as 'bits'. It is possible to build computers that use other number systems, but it is less expensive and more reliable to use basic components with only two states.

A binary string is a string of any length that consists only of bits. A 1-bit string is called a bit. An 8-bit string is called a byte. (Less common, but very cute: a 4-bit string is called a nibble.)

How many possible byte strings are there? Possible 1-bit strings = $2 = 2^1$ Possible 2-bit strings = $4 = 2^2$ Possible 3-bit strings = $8 = 2^3$ Possible 4-bit strings = $16 = 2^4$ Possible byte strings = $2^8 = 256$

So, if we are limited to a single byte to represent something, we can represent 256 different things.

1.1.2 Characters

Characters are represented as binary values using text encoding schemes such as ASCII and Unicode. Modern schemes support internationalisation and tend to use 8 bit, 16 bit or 32 bit to encode characters. Strings are sequences of characters.

1.1.3 Number Bases

Decimal to Binary, Octal and Hexadecimal

$$\begin{array}{l}
 234_{10} : \\
 \left. \begin{array}{l} 2 \overline{) 234} \quad 0 \\ 2 \overline{) 117} \quad 1 \\ 2 \overline{) 58} \quad 0 \\ 2 \overline{) 29} \quad 1 \\ 2 \overline{) 14} \quad 0 \\ 2 \overline{) 7} \quad 1 \\ 2 \overline{) 3} \quad 1 \\ 2 \overline{) 1} \quad 1 \end{array} \right\} = 11101010_2
 \end{array}
 \qquad
 \begin{array}{l}
 234_{10} : \\
 \left. \begin{array}{l} 8 \overline{) 234} \quad 2 \\ 8 \overline{) 29} \quad 5 \\ 8 \overline{) 3} \quad 3 \end{array} \right\} = 352_8
 \end{array}
 \qquad
 \begin{array}{l}
 234_{10} : \\
 \left. \begin{array}{l} 16 \overline{) 234} \quad 10 \\ 16 \overline{) 14} \quad 14 \end{array} \right\} = EA_{16}
 \end{array}$$

Binary, Octal and Hexadecimal to Decimal

Method 1: Left-to-right subtraction

To convert to binary, we repeatedly subtract powers of two from the number, from left to right, until we reach 0. 214 in binary is 011010110 256 128 64 32 16 8 4 2 1 0 1 1 0 1 0 1 1 0

Method 2: Right-to-left division.

$$\begin{array}{l}
 101011_2 : \\
 1 \times 2^0 = 1 \\
 1 \times 2^1 = 2 \\
 0 \times 2^2 = 0 \\
 1 \times 2^3 = 8 \\
 0 \times 2^4 = 0 \\
 1 \times 2^5 = \underline{32} \\
 = 43_{10}
 \end{array}
 \qquad
 \begin{array}{l}
 724_8 : \\
 4 \times 8^0 = 4 \\
 2 \times 8^1 = 16 \\
 7 \times 8^2 = \underline{448} \\
 = 468_{10}
 \end{array}
 \qquad
 \begin{array}{l}
 ABC_{16} : \\
 C \times 16^0 = 12 \\
 B \times 16^1 = 176 \\
 A \times 16^2 = \underline{2560} \\
 = 2748_{10}
 \end{array}$$

Binary to Octal and Octal to Binary

$$1011010111_2 = 1327_8 :$$

1 011 010 111

1 3 2 7

$$705_8 = 111000101_2 :$$

7 0 5

111 000 101

Binary to Hexadecimal and Hexadecimal to Binary

$$1010111011_2 = 2BB_{16} :$$

10 1011 1011

2 B B

$$10AF_{16} = 1000010101111_2 :$$

1 0 A F

0001 0000 1010 1111

Octal to Hexadecimal and Hexadecimal to Octal

Conversions between octal and hexadecimal can be performed by first converting to binary.

1.1.4 Integers in Binary

Counting in powers of 2.

Prefix	Power of 2	Value
kibi	2^{10}	1024
mebi	2^{20}	1048576
gibi	2^{30}	1073741824
tebi	2^{40}	1099511628000

Overflow

In a computer, an integer is represented by a fixed number of bits. The maximum value that can be stored in an unsigned integer of n bits is $2^n - 1$. It is possible that the addition of two n bit numbers yields a result that requires $n + 1$ bits.

In Java, the 'overflow' bits are lost with no error. The remaining bits give the wrong answer. It is important to make sure the data type used is big enough for the values it will represent.

Two's Complement

In 8 bit arithmetic, $255 + 1$ appears to be 0 due to overflow. In this case, 255 is behaving like -1 . This leads to the 'two's complement' representation of negative integers in binary.

The two's complement representation of $-x$ is equivalent to the unsigned binary representation of $2^n - x$. Another method to find the representation is to flip all the bits of the binary representation of x and add 1 to the least significant bit.

Using two's complement, a signed binary integer of n bits can hold any value from -2^{n-1} to $2^{n-1}-1$, inclusive. The most significant bit represents -2^{n-1} . If the number of bits in a signed number is increased, the new bits are given the same value as the most significant bit. This is known as sign extension.

In Java, all integers are signed.

1.1.5 Comparison between difference methods

Representation	Minimum	Maximum
Usual	0	$2^n - 1$
Sign-and-magnitude	$-(2^{n-1} - 1)$	$2^{n-1} - 1$
Two's complement	-2^{n-1}	$2^{n-1} - 1$

1.1.6 Representing Colour

A mixture of primary colours! In additive (RGB) colour models, every colour can be modelled as a mixture of red, green and blue, which is added to black. In subtractive (CMY) colour models, every colour can be modelled as a mixture of cyan, magenta and yellow, which is subtracted from white.

So how should a given 24-bit binary word relate to a colour, which is a mixture of red, green and blue? Let's split the 24 bits into three bytes. The first byte represents red, the next represents green and the last represents blue. Graph-80

1.1.7 Representing Text

ASCII is still used today, and using only 7 bits means that text files remain very lightweight. 8 bits in a byte, 1000 bytes in a Kilobyte, 1000 Kilobytes in a Megabyte.

1.1.8 Real Numbers in Binary

Fixed Point Decimal to Binary

The integral part is converted as usual. The fractional part is converted by doubling as follows.

$$0.537_{10} = 0.100010_2 :$$

$$0.537 \times 2 = \underline{1}.074$$

$$0.074 \times 2 = \underline{0}.148$$

$$0.148 \times 2 = \underline{0}.296$$

$$0.296 \times 2 = \underline{0}.592$$

$$0.592 \times 2 = \underline{1}.184$$

$$0.184 \times 2 = \underline{0}.368$$

Fixed Point Binary to Decimal

$$\begin{aligned}
 1101.0101_2 : \\
 1 \times 2^{-4} &= 0.0625 \\
 0 \times 2^{-3} &= 0 \\
 1 \times 2^{-2} &= 0.25 \\
 0 \times 2^{-1} &= 0 \\
 1 \times 2^0 &= 1 \\
 0 \times 2^1 &= 0 \\
 1 \times 2^2 &= 4 \\
 1 \times 2^3 &= \underline{8} \\
 &= 13.3125_{10}
 \end{aligned}$$

Floating Point Numbers

Fixed point is convenient and intuitive, but has two major problems.

1. Numerical precision — only values that are multiples of the smallest used power of two can be represented.
2. Numerical range — fractional precision comes at the expense of numerical range.

Floating point representation in binary is similar to scientific notation in decimal. In binary, real numbers can be represented in the form $\pm m \times 2^e$. Floating point numbers consist of a sign bit ($\pm$, 0 for positive or 1 for negative), a mantissa (m , the significant bits) and an exponent (e , two's complement signed binary).

S	Offset exponent, e'	Normalised mantissa, m'
---	-----------------------	---------------------------

The stored representation of a floating point number.

Since the mantissa is normalised (unless the value is small enough to represent without an exponent), the leading bit is almost always 1. It is therefore omitted from the stored representation. The exponent has a bias (offset) of $2^{n-1} - 1$ added to it for engineering purposes.

Floating point data types in Java.

Type	Bits				Bytes	Exponent bias
	Sign	Mantissa	Exponent	Total		
float	1	23	8	32	4	127
double	1	52	11	64	8	1023

With the 52 bit mantissa of a double (and the additional hidden bit), $2^{53} \approx 8 \times 10^{15}$. Hence, the double data type can be used to represent 15 significant decimal digits.

In Java, special values are returned for floating point overflow and other unusual circumstances. For example, if the result is too large for the double data type, `Double.POSITIVE_INFINITY` or `Double.NEGATIVE_INFINITY` are returned. If the result is indistinguishable from zero but known to be negative, `-0.0` is returned. If the result is not a real number, `Double.NaN` is returned.

Numerical Precision

Floating point arithmetic loses accuracy in its less significant digits. This is an issue even in values of type double.

It is a bad idea to use floating point representation for money — i.e. with integral pounds and fractional pence — as this will result in rounding errors. Taking £0.10 as an example, $0.10_{10} = 0.0001\overline{1}_2$.

Since currency is inherently integral, integer types with suitable range, such as `int`, `long` or `java.math.BigInteger`, should be used to represent multiples of the smallest denomination.

1.2 Introduction to Computer Architecture

1.2.1 Anatomy of a Computer System


A computer is a complex system (machine) that can be instructed to carry out sequences of arithmetic or logical operations automatically via computer programming.

A computing device must be able to

- load a program (input interface),
- process instructions in the correct order (track progress, storage and decoding of instructions),
- access data according to its instructions (local storage),
- perform computations (calculation 'engine'),
- make decisions according to its computations (control mechanism), and
- send results to an external device (output interface).

Thus, all computers, regardless of their implementing technology, have five basic subsystems.

1. Memory
2. Control unit
3. Arithmetic logic unit (ALU)
4. Input unit
5. Output unit



Anatomy of a Computer System

Memory

Memory stores both the program while it is running and the data on which the program operates: Memory is organized as a sequence of discrete locations. In modern memory, each location is composed of 1 byte(8 bits).

Memory locations have finite capacity. Data may not fit in a memory location. Blocks of four or eight bytes are used so often as a unit that they are known as memory 'words'.

Computer memory is known as random access memory (RAM). This simply means that the computer can refer to memory locations in any order.

Control unit

The control unit of a computer is where the fetch/execute cycle occurs. It fetches a machine instruction from memory and performs other operations of the fetch/execute cycle accordingly. A typical machine instruction has the form: ADD 4000, 2000, 2080 What it really means is that whatever numbers are stored in memory locations 2000 and 2080 be added together, and the result be stored in location 4000

Arithmetic Logic Unit (ALU)

The arithmetic logic unit carries out each machine instruction with a separate circuit. It contains various circuits for arithmetic and logic, such as addition, subtraction, multiplication, comparison and logic gates.

Input and Output Units

These components are the wires and circuits through which information travels into and out of a computer. Without input or output, a computer is useless.

Peripherals connect to the computer through input/output (I/O) ports. They are not considered parts of the computer.

1.2.2 The Fetch-Execute Cycle

A program is loaded into memory and the address of the first instruction is placed in the program counter (PC).

The fetch-execute cycle proceeds as follows.

1. Instruction fetch (IF)
2. Instruction decode (ID)
3. Data fetch (DF) / operand fetch (OF)
4. Instruction execution (EX)
5. Result return (RR) / store (ST)

Instruction Fetch (IF)

The instruction at the memory address given by the PC is copied to the instruction register of the control unit. The PC is incremented to point at the next instruction to be fetched.

Instruction Decode (ID)

The ALU is prepared for the operation specified by the instruction. Decoder determines what operation the ALU will perform (ADD), and sets up the ALU. The decoder finds the addresses of the instruction operands. These addresses are passed to the ALU circuit that fetches the operands from memory in the next stage. The decoder also finds the destination address for the result. This is passed to the RR circuit.

Data fetch (DF)

The operands are copied from the specified memory addresses into the ALU circuits. The data remains in memory and is not destroyed. They are not destroyed).

Instruction Execute (EX)

The ALU performs the operation on its operands. The result is held in its circuitry.

Result Return (RR)

The result of the EX stage is stored at the specified destination memory address. The cycle begins again.

1.2.3 Machine Instructions

A computer “knows” very few instructions. The decoder hardware in the control unit recognises, and the ALU performs, of the order of 100 instructions. Everything that a computer does must be reduced to some combination of these primitive instructions. Computers can carry out millions of these instructions per second.


1.2.4 Summary

All computers, regardless of their implementing technology, have five basic parts or subsystems: The memory, a very long sequence of bytes, each with an address, stores the program and data while the program is running. The ALU does the actual computing. The Control Unit controls the activity of all other units in the computer system, giving them directions. The input and output units are the interfaces for the peripheral devices connected to the computer.

A program is executed according to the Fetch/Execute Cycle: The repeating process fetches each instruction (indicated by the PC), decodes the operation, retrieves the data, performs the operation, and stores the result back into the memory.

1.3 Instructions, Assembly Language and Machine Code

1.3.1 The von Neumann Architecture




Central Processing Unit (CPU)

The central processing unit (CPU) consists of a **control unit**, **ALU** and **registers**. These registers include

- the program counter (PC) (holds the address of the next instruction),
- the instruction register (holds the instruction currently being decoded or executed),

- the address register (Either stores the memory address from which data will be fetched, or the address to which data will be sent and stored.)
- the accumulator (holds temporarily the results of ALU computations).

System Bus



Memory

The system bus includes

- a control bus (carries commands from the CPU and returns status signals from devices),
- an address bus (carries information about the device with which the CPU is communicating, namely physical memory addresses), and
- a data bus (carries the data being processed).

Memory

In the von Neumann architecture, the memory contains both program instructions and data.

Clock

A clock cycle is a signal that oscillates between high and low. It is used to coordinate actions. The rate of the fetch-execute cycle is determined by the clock. Instructions begin execution on the rising edge of the signal. The time between rising edges is known as the 'clock period'. The time between the rising and falling edges of the signal is known as the 'clock width'. The number of clock cycles per second is used to determine the speed of a CPU.

Modern computers attempt to start an instruction on each clock tick. Since each stage of the fetch-execute cycle is handled by separate circuitry, the fetch unit is freed to start the next instruction


before the previous instruction is complete. This process is known as 'pipelining'. When the pipeline is filled, five instructions are in process at a time, each at a different stage of the fetch-execute cycle. Additionally, one instruction is finished on each clock tick, making it appear as though the computer is running one instruction per tick.

1.3.2 The Harvard Architecture

The main difference between the von Neumann and Harvard architectures is their storage of instructions and data in memory.

A von Neumann (or 'stored-program') machine stores its instructions and data in a shared memory. This means that an instruction fetch and a data operation cannot occur at the same time because they share a common bus. This is known as the 'von Neumann bottleneck' and can impinge on the performance of the system. However, the architecture allows for self-modifying code that can tune its performance at runtime.

A Harvard machine stores its instructions and data in separate memories. This makes the machine more complex, but allows instruction fetch and data operation to occur at the same time.



System Bus

1.3.3 MIPS R4000

MIPS R4000 uses the modified Harvard architecture. Instructions and data are stored in the same memory (as in von Neumann), but they have separate interfaces (as in Harvard).

MIPS R4000 was one of the first 64 bit microprocessors. It features integrated caches (primary on-chip and secondary off-chip), an integrated floating point unit and a deep pipeline. It uses MIPS III — a compact instruction set with a regular format — which makes it easy to convert from high-level code to machine code.

Registers

The CPU contains 32 registers denoted \$0–\$31 (or r0–r31). The registers can be either 32 bit or 64 bit wide, depending on the mode of operation. \$0 (r0) always stores zero. \$31 (r31) is the link register used by jump and link instructions. It should not be used by other instructions.

The ALU takes input from up to two registers and sends output to registers only.

Deep Pipeline

The typical MIPS pipeline consists of the following five stages.

1. Instruction fetch (IF)
2. Instruction decode (ID) and register fetch (RF)
3. Execute (EX)
4. Memory access (MEM)
5. Write back (WB)

MIPS R4000 is super-pipelined; its pipeline contains eight stages rather than the regular five. The additional stages exist due to the extension of the IF and MEM stages to account for cache overheads. When the pipeline is full, eight instructions are in process at a time — i.e. the pipeline is eight-deep.


1.3.4 Instruction Sets

Programs are composed of complex combinations of simple “instructions”. Every machine has a unique instruction set architecture (ISA). This is the set of primitive instructions that the CPU can execute.

1.3.5 Assembly Language

Binary is the only form in which a computer can be given instructions. Assembly language is a human-readable alternative form of machine language that uses letters and normal numbers so people can understand it. Computer scans assembly code. As it encounters words it looks them up in a table to convert to binary. Converts numbers to binary, then assembles (puts together) the binary pieces into an instruction.

Most modern software is written in a high-level programming language. High-level languages are compiled (translated) into assembly language, which is then assembled into binary. These languages are preferred because they have special statement forms that help programmers describe the complicated tasks they want done.



MIPS is a RISC (Reduced Instruction Set Computer) architecture. In MIPS, there are only 32 registers. MIPS R4000 uses the MIPS III ISA. Each MIPS III instruction has a 32 bit representation. It can be represented as human-readable assembly code, or binary machine code. There are three types of MIPS III instruction.

I-type Immediate: requires one or two registers and an operand.

R-type Register: requires three registers.

J-type Jump: requires an operand.

Commonly used variables kept in registers. Then use a combination of registers and memory to access a large amount of data quickly.

1.4 Compilation, Interpretation and an Overview of the Java Virtual Machine (JVM)

1.4.1 Levels of Programming Languages

High-level programming languages, such as Java, C, C++ and C# are close to the English language and, therefore, easy for humans to read and write. Code written in these languages is more concerned with problem-solving than implementation. Programmers are less likely to make errors when programming in these languages and do not need to worry about memory management and other complexities.

Low-level languages, such as machine code, use instructions stored in memory (opcodes) and refer to specific locations in memory. Code written in these languages reflects the processes being used rather than the problem being solved. Machine language is difficult for humans to read and write. Since it runs directly on hardware, it is also hardware-specific.

Assembly language is slightly higher than machine code. It uses mnemonics so that it can be more easily read or written by humans. This is used to translate high-level languages to machine code.

1.4.2 Language Processing Systems

To run on a computer, a program must be supplied in machine code. Programs written in high-level languages are converted to binary through a series of phases.

1. Preprocessor (prepares high-level code for the compiler)
2. Compiler/interpreter (produces assembly/intermediate code)
3. Assembler (produces relocatable machine code)
4. Linker/loader (produces object code)

The preprocessor organises and prepares the source code for the compiler. This includes importing packages, macro processing and file inclusion.

The compiler reads the entire source code in one go and creates tokens. It checks the meaning of these tokens and generates intermediate assembly code. Alternatively, the interpreter reads the source statement by statement, converting each statement to intermediate code that is executed immediately.

The assembler calculates relative addresses for jumps and produces relocatable machine code.

The linker combines assembled parts into a whole.

Alternatively, the loader places the code directly into memory.

1.4.3 High-Level Program Execution

A program written in a high-level language can be run in two different ways.

1. Compiled into a program in the native machine language of the target machine
2. Directly interpreted and executed via simulation on the target machine

1.4.4 Compilation

A compiler converts source code into assembly, object or machine code that does the same thing as the original. Object code is usually relocatable, so it can later be linked or loaded.

This is done just once for each program. Hardware features can be exploited to optimise object code so that it will run more quickly.

However, this is more difficult than interpretation, as the compiler must understand the entire program in order to convert it. Compilers are also hardware-dependent, so cannot run on different platforms.

A compiler runs on the same platform as the target machine. A cross-compiler can produce code that will run only on a separate platform.

1. Lexical analysis
2. Syntax analysis
3. Semantic analysis
4. Intermediate code generation
5. Optimisation
6. Code generation

Lexical Analysis

Intermediate Code Generation

During intermediate code generation, the compiler produces code in an intermediate language between that of the source code and machine language.

Optimisation

During optimisation, the compiler simplifies or removes unnecessary code. This allows the program to run more quickly or use fewer resources.

Code Generation

During code generation, the compiler maps the optimised intermediate code to the target machine language.

1.4.5 Interpretation

An interpreter is a program that follows the source code and performs appropriate actions accordingly. A CPU can be viewed as a hardware implementation of an interpreter for machine code.

Interpreters begin execution immediately and facilitate interactive debugging and testing. A user can read and modify the values of variables and invoke procedures from the command line. Interpreted languages are not hardware-dependent. However, interpreted programs have slower execution than compiled programs.

Compilers are compute-intensive and require more preparation time. Additionally, compiled programs are hardware-dependent. However, they can run very quickly.

1.4.6 Combined Compilation and Interpretation

Combined compilation and interpretation is a method by which programs are compiled to an intermediate language that can be interpreted efficiently. Execution of programs produced by this method is slower than pure compilation, but quicker than pure interpretation.


Compilation for any platform requires only a single compiler that is independent of the target CPU. Interpretation of the intermediate language is delegated to the target CPU.

Java was conceived as a language that uses combined compilation and interpretation. The `javac` compiler converts `.java` source code to `.class` bytecode, which is interpreted by the Java Runtime Environment (JRE) on the Java Virtual Machine (JVM).

1.4.7 Compilation and Execution on Virtual Machines

A virtual machine executes an instruction stream using software rather than hardware. Virtual machines emulate hardware using software and are, therefore, hardware-independent. Virtual machines are used in languages such as Java, Pascal and C#.

Java compilers generate bytecode that is interpreted by the JVM. This requires a JVM to exist on the target machine. The JVM may translate portions of bytecode to machine code at runtime via just-in-time (JIT) compilation if it finds those portions are used frequently.



Java

1.4.8 Java Virtual Machines


Portability of Java why not compile Java to machine code?

1. need to generate code for each target machine
2. cannot exchange executable code

The Sun Java solution

1. design machine architecture (JVM) specifically for the Java language
2. translate Java source code into JVM code (bytecode)
3. write software interpreter for JVM in C (widely available)
4. Thus bytecode can be exchanged ,remote execution is possible

The architecture



The JVM Architecture

1. It is a stack machine! Closer to modern high-level languages than the von Neumann machine (Register machines).
2. Memory: 32-bit words (=4 bytes)

1.5 Subroutines and Stacks

1.5.1 How Subroutines Work

Call and Return Instructions

When execution jumps from line n to a subroutine, there needs to be a way to instruct the computer to continue execution on line $n + 1$ once the subroutine is complete.

Two hypothetical instructions that could be used to achieve this are `call`, which jumps to the subroutine and stores the return address (the current PC value) somewhere suitable, and `ret`, which reads the return address from where it was stored and loads it into the PC.

Method 1 — Storing Return Address as First Byte

Using this method, the return address is stored as the first byte of the subroutine. The instruction `call N` would store the return address at location N and begin executing the subroutine at location $N + 1$. The instruction `ret N` would load the return address stored at location N into the PC.

The disadvantage of this method is that only one return address can be stored for each subroutine. Consequently, a subroutine could not call itself, as this would require two return addresses (one for the original call and another for the recursive call).

FORTRAN — the first commercially available high-level programming language — disallowed recursion in order to implement this method.

Introduction to Stacks

A stack is a data structure that can flexibly store a variable number of bytes. Stacks employ 'last in, first out' (LIFO) semantics. Elements are 'pushed' to or 'popped' from the top of the stack. A stack pointer (SP) is a CPU register that points to the top of the stack. It is not necessary to know where the bottom of the stack is, but programmers must make sure they do not attempt to pop from an empty stack.

When a value is pushed to the stack, it is written to memory at the address given by the SP. The SP is then incremented.

When a value is popped from the stack, the SP is decremented, then the value is read from memory at the address given by SP. Popped values remain in memory and are later overwritten by pushed values.

Method 2 — Storing Return Address on a Stack

Using this method, the return address is pushed to a stack when the subroutine is entered. The instruction `call N` would push the return address to the stack and begin executing the subroutine at location *N*. The instruction `ret` would pop the return address from the stack and load it into the PC.

This method allows multiple return addresses to be stored and, therefore, makes recursion possible.

Saving Registers

A subroutine may need to use CPU registers in its calculations. However, the previous register values will need to be restored when execution returns to the caller.

A common solution to this problem is to push all register values to the stack at the beginning of a subroutine (after the return address has been pushed) and to pop the register values from the stack at the end of the subroutine (before the return address is popped). Register values are popped in reverse order.

The return address and saved registers are known as a 'stack frame'.

1.5.2 Stacks for Calculations

Reverse Polish Notation (RPN)

Reverse Polish notation (RPN) or postfix notation is a method of writing calculations in which operators follow their operands and the order of operations is as written (no brackets are needed). This differs from standard infix notation, in which operators are written between or around their operands and the order of operations is determined by precedence.

RPN is a useful way of implementing calculations with stacks. If the next item in the input stream is a value or variable, it is pushed to the operand stack. If the next item is an operation, the relevant number of operands is popped from the operand stack, the operation is performed, and the result is pushed to the operand stack.

The following infix calculation and postfix calculation are equivalent.

$$(5 + 2) \times \sqrt{x \times x + y \times y} + 8$$

$$5\ 2\ +\ x\ x\ \times\ y\ y\ \times\ +\ \sqrt{\ }\ \times\ 8\ +$$

One notation that shows the effect of an operation, such as subtraction, on a stack is as follows.

$$\dots, \text{val1}, \text{val2} \rightarrow \dots, \text{val1} - \text{val2}$$

Converting Infix to Postfix (aka RPN)

1. Initialize an empty stack for storing operators and an empty list for the output.
2. Read the infix expression from left to right, one token at a time.
3. For each token in the infix expression:
 - a) If the token is an operand (number or variable), add it directly to the output list.
 - b) If the token is an operator:
 - i. While stack is not empty, pop operators from the stack and append to the output if the precedence of stack operators is greater than or equal to the current operator.
 - ii. Push the current operator onto the stack.
 - c) If the token is an opening parenthesis (, push it onto the stack.
 - d) If the token is a closing parenthesis):
 - i. Pop from the stack and append to the output until an opening parenthesis is encountered.
 - ii. Discard the opening parenthesis from the stack (but don't add it to the output).

4. After reading the entire infix expression, pop any remaining operators from the stack and append them to the output list. The final output will be the postfix expression.

Stack Machines

Java bytecode uses operand stacks for calculations. In Java, each method call has its own operand stack.

Stack machines use a return stack for subroutine return, and an operand stack for RPN calculations. Registers are not needed for calculations. This allows more space for calculations, and machine instructions do not need to specify registers. However, it is difficult to know where things are on the stack.

The term 'operand' could refer either to the byte(s) after the instruction opcode in memory, or the entries in the operand stack.

1.5.3 Bitwise Boolean Operations

The XOR operation is an exclusive OR. It returns true only if exactly one operand is true.

Truth tables.

A	B	A AND B	A OR B	A XOR B
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0

1.5.4 Conditional and Unconditional Jumps

No stacks are used when an unconditional jump is executed. Conditional jumps are only executed if a condition is true; if the condition is false, execution continues to the next instruction.

Java bytecode contains six comparisons that are used in conditional jump instructions. There are two types of conditional jump instruction. Jump instructions of the form `ifXX` pop one value from the stack and compare it to zero. Jump instructions of the form `if_cmpXX` pop two values from the stack and compare them to each other.

For example, `ifeq N` pops a value from the stack and jumps to location *N* if the value is zero. The instruction `if_cmpeq N` pops two values from the stack and jumps to location *N* if they are equal.

Conditional jump instructions.

Comparison		Instruction	
Symbol	Mnemonic	ifXX	if_cmpXX
=	eq	ifeq	if_cmpeq
<	lt	iflt	if_cmplt
≤	le	ifle	if_cmple
≠	ne	ifne	if_cmpne
>	gt	ifgt	if_cmpgt
≥	ge	ifge	if_cmpge

Chapter 2

Computer Architecture and Operating System Structures

2.1 Introduction to Operating Systems

2.1.1 Early Computers

Early computers used magnetic tape decks for storage and used paper tape for input and output. Each program was keyed in by hand to control the required system function. There was a distinct lack of monitors. The 'operators' controlled the loading of magnetic tapes, fed in cards and paper tape, and maintained the system. This 'operation' was tedious, expensive and error-prone.

As computers became faster and more powerful, the role of the operators became a limiting factor. An automated system was required in order to free the operators from mundane tasks. Such a system is known as an 'operating system'.

2.1.2 Operating System (OS)

An operating system (OS) is a layer of system software that acts as an intermediary between a computer user and the underlying hardware. The main function of an OS is to dynamically allocate the shared system resources to executing programs.

From the perspective of a user, the OS is designed for ease of use. It provides a convenient interface for executing user programs, and hides the complexity of the hardware implementation.

From the perspective of the system, the OS is intimately involved with the hardware and acts as a resource manager for CPU time, memory, file storage, I/O devices etc. Requests for these resources may be numerous and conflicting.

It also acts as a control system between I/O devices and user programs. It manages execution to prevent errors and improper use, such as one program attempting to view the memory of another.

A program that controls the execution of application programs. An interface between applications and hardware.

Main Objectives of an OS:

- Convenience
- Efficiency
- Ability to Evolve

2.1.3 Components of a Computer System

The main components of a computer system are the

- hardware (the basic computing resources),
- operating system (controls and coordinates use of hardware),
- application programs (use the system resources to solve computing problems): compilers, text editors, email clients, webs browsers, games
- users (people, machines and other computers).

Services provided by the OS include

- program development,
- program execution,
- access to I/O devices,
- access to files,
- system access,
- error detection and response, and
- accounting.

The most frequently used functions of the OS are stored in its 'kernel'. Role of an Operating System
A computer is a set of resources for the movement, storage, and processing of data and for the control of these functions. The OS is responsible for managing these resources

2.1.4 Evolution of Operating Systems

Serial Processing

Serial processing was used in the earliest computers. This relied on human operators rather than an OS. Users had access to the computer in 'series'.

One problem with serial processing concerned scheduling. Most installations used a sign-up sheet for the reservation of computer time. Mistakes in the estimations of time allocations would result in wasted computer time. A considerable amount of time was also spent simply setting up the program to run.

Simple Batch Systems

Since early computers were very expensive, it was important to maximise processor utilisation. In simple batch systems, the user no longer had direct access to the processor. Computer operators would batch jobs together and place them on an input device. The loading of programs and management of jobs was handled by software known as a 'monitor'.

The resident monitor always resides in memory. After it reads in a job, the processor executes instructions from the memory containing the monitor until it reaches an error or ending condition. Control then passes back to the monitor.

In this system, processor execution alternates between user programs and the monitor. As a result, main memory and processor time is given to the monitor. Despite this overhead, simple batch systems improved the utilisation of the processor.

Multiprogrammed Batch Systems

In uniprogrammed systems, the processor executes a program until it reaches an I/O instruction. It must then wait for the I/O instruction to complete before it continues.

In multiprogrammed systems, when one job must wait for I/O to complete, the processor can switch to another job.

Time Sharing Systems

Time sharing systems are used to handle multiple interactive jobs. Multiple users access the system simultaneously through terminals. The OS interleaves the execution of each user program in short bursts or quanta of computation.

Comparison of multiprogrammed batch and time sharing systems.

Operating system	Principal objective	Source of directives
Multiprogrammed batch	Maximise processor use	Commands provided with job
Time sharing	Minimise response time	Commands entered at terminal

2.1.5 Operating System Start and Firmware

Firmware

A small 'bootstrap' program is loaded when a computer is started. This program is stored in read-only memory (ROM) or electrically erasable programmable read-only memory (EEPROM) so that it cannot easily be altered, either accidentally or maliciously. The program is, therefore, known as 'firmware'.

The bootstrap program initialises all CPU registers, device controllers and memory contents, and loads the OS kernel into memory. Once the firmware is loaded, some services are provided outside the kernel. These are loaded at boot time to become system processes or system 'daemons', and

run the entire time the kernel is running. On Unix systems, the first system process is 'init'. Once all these processes are loaded, the OS waits for events to occur.

Events such as a user clicking a mouse button or a program attempting to access a file are known as 'interrupts'. Hardware may trigger an interrupt by sending a signal to the CPU. Software triggers an interrupt by executing a special operation known as a 'system call'.

The CPU reacts to an interrupt by suspending its current execution, immediately transferring execution to a fixed address (usually the starting address of the service routine for the interrupt), executes the interrupt service routine, and finally resumes execution where it was originally interrupted.

2.1.6 Storage Structure and Memory Hierarchy

A CPU can load instructions only from memory. Main memory is rewritable RAM — commonly implemented with DRAM semiconductor technology.

Memory is an array of bytes. Each byte has its own address. Bytes are moved between memory and CPU registers with load and store instructions. The CPU automatically loads instructions from main memory for execution.

The fetch instruction loads an instruction from memory. When the instruction is decoded, operands may also be loaded from memory. After the instruction is executed, the result is stored to memory. The memory unit only sees a stream of addresses.

Ideally, both program instructions and data would reside in the main memory. However, this is difficult as main memory is small and volatile (erased after loss of power). The solution is to store programs and data in secondary storage. When programs are run, their instructions are loaded from secondary storage to main memory.

There are many forms of storage available. They differ in speed, cost, size and volatility.

Typical properties of storage types.

Level	Name	Size	Access time / ns	Bandwidth / MiB s ⁻¹	Managed by
1	Registers	< 1 KiB	0.25 to 0.5	20000 to 100000	Compiler
2	Cache	< 16 MiB	0.5 to 25	5000 to 10000	Hardware
3	Main memory	< 64 GiB	80 to 250	1000 to 5000	OS
4	Solid-state disk	< 1 TiB	25000 to 50000	500	OS
5	Magnetic disk	< 10 TiB	5000000	20 to 150	OS

Memory

Memory is an array of bytes, in which each byte is addressable. ROM cannot be modified. EEPROM can be modified, but only infrequently. The CPU requires memory that can be read and written. It uses dynamic RAM (DRAM) and registers.

Main memory is erased when a machine powers off. Secondary storage is used as a more permanent solution. This includes magnetic and optical disks.

Data that is used frequently is stored in cache memory for faster access. If the CPU requires data, the cache is checked first.

Level	1	2	3	4	5
Name	registers	cache	main memory	solid state disk	magnetic disk
Typical size	< 1 KB	< 16MB	< 64GB	< 1 TB	< 10 TB
Implementation technology	custom memory with multiple ports CMOS	on-chip or off-chip CMOS SRAM	CMOS SRAM	flash memory	magnetic disk
Access time (ns)	0.25 - 0.5	0.5 - 25	80 - 250	25,000 - 50,000	5,000,000
Bandwidth (MB/sec)	20,000 - 100,000	5,000 - 10,000	1,000 - 5,000	500	20 - 150
Managed by	compiler	hardware	operating system	operating system	operating system
Backed by	cache	main memory	disk	disk	disk or tape

Storage Comparison

2.1.7 I/O Structure

A large portion of OS code is dedicated to the management of I/O. Without I/O, computers would be useless. The hardware may trigger an interrupt at any time by sending a signal to the CPU. An I/O device interacts with the system via a 'device controller' connected through a common bus to the CPU.

A small computer system interface (SCSI) controller is a piece of hardware that allows an SCSI storage device to communicate with the operating system via an SCSI bus. A device controller maintains some local buffer storage and a set of special-purpose registers. The device controller moves data between the peripheral device it controls and its local buffer storage.

An OS has a device driver for each device controller. These are typically downloaded. The device driver is able to interact with its corresponding device controller and provides the OS with a uniform interface to the device.

2.1.8 I/O Mechanisms

There are three types of I/O mechanism.

1. Programmed I/O (also known as 'polling')
2. Interrupt-driven I/O
3. Direct memory access (DMA)

Programmed I/O

Programmed I/O requires the CPU to 'poll' the status of the controller by repeatedly checking its status until it is ready to accept an I/O request. It then continues to check the status of the controller until the I/O operation is complete.




Figure 2.1. Device Controller




Figure 2.2. Device Driver

This mechanism is very fast due to the direct involvement of the CPU. However, this also prevents the CPU from working on other tasks that may be more important.

The processor has special instructions that control I/O device, test status and transfer of data (read/write). However, the performance issue is the processor is busy checking the I/O status of the I/O module.

Interrupt-Driven I/O

Interrupt driven I/O works as follows.

1. The CPU initiates I/O through the device driver.
2. The CPU checks for interrupts between executing other instructions.
3. The device controller begins the I/O operation.
4. When input is ready, output is complete or there is an error, the device controller sends an interrupt signal to the CPU.
5. When the CPU detects the interrupt, control is transferred to the interrupt handler, which will process the data before returning from the interrupt.
6. The CPU resumes the interrupted task.


Interrupt driven I/O is suitable for transferring small amounts of data. The CPU is less involved in the I/O operation and is free to execute other instructions. Not really suitable for bulk data movement, such as disk I/O.

Direct Memory Access (DMA)

The DMA controller transfers data directly between the I/O device and memory. This requires additional architecture for the device, including buffers, pointers and counters. The device controller transfers entire blocks of data to and from its own buffer storage and memory. There is no direct involvement of the CPU during transfer.

1. The CPU programs the DMA controller.
2. The DMA controller requests transfer to memory.

3. The disk controller transfers the data to memory.
4. The disk controller checks with the DMA controller that there is no more data to transfer.
5. The DMA controller sends an interrupt signal to the CPU when transfer is complete.



Direct Memory Access

Only a single interrupt is generated. This is much better than the one interrupt per byte generated by low-speed devices. The CPU is completely free to execute other instructions. However, both the DMA controller and the CPU share the bus that connects different hardware components. Thus, the CPU will experience slowdown during DMA transfer as it must wait for access to the bus.

2.1.9 General Computer System Architectures

Multiprocessor Systems

Multiprocessor systems have multiple processors in parallel or multiple cores. The processors share the bus, clock, memory and peripherals. This increases throughput, although this does not increase linearly with the number of processors. There is also an economy of scale, as additional processors share the same peripherals, storage and power. Reliability is also increased, as a failed processor will not stop the entire system. This is known as 'graceful degradation'.

Asymmetric multiprocessor systems follow a boss-worker relationship. Each processor is assigned a specific task.

Symmetric multiprocessor systems follow a peer-to-peer relationship. Each processor is utilised and has an equal chance of being used.

Non-Uniform Memory Access (NUMA)

In non-uniform memory access (NUMA) systems, multiple processors are interconnected and each processor has its own memory. Each processor can access the other memories through their corresponding processors, but this is slower than direct access to its own memory.

Multicore Systems

Multicore systems have multiple cores on a single chip. This is useful because on-chip communication is faster and consumes less power. This is used in blade servers to minimise physical space and power consumption.

Clustered Systems

Clustered systems incorporate multiple interconnected computers with a shared network storage. This provides a high availability of computers and processors, which is useful if one computer fails. It also facilitates standby or backup servers, high-performance computing and parallelisation of applications.

2.1.10 Operating System Services

Operating system installations typically include

- system programs (program loader, command interpreter),
- language processors (C compiler, assembler, linker),
- utilities (text editor, terminal emulator), and
- subroutine libraries (standard C library, JVM).

2.1.11 System Calls

- System calls provide OS services to the user via an application programming interface (API).
- System calls APIs are typically written in C or C++, though some are written in assembly language.
- System calls are mostly accessed by programs via a high-level Application Programming Interface (API) rather than direct system call use. Three most common APIs are Win32 API for Windows, POSIX API for POSIX-based systems (including virtually all versions of UNIX, Linux, and Mac OS X), and Java API for the Java virtual machine (JVM).

Typically, there is a number associated with each system call.

The system call interface maintains a table indexed according to these numbers.

The system call interface invokes the requested system call in the OS kernel and returns the status of the system call and any return values.

The system call for reading data from one file and writing it to another is `cp <file1> <file2>`. This uses the following services.

- Open `file1`
- Handle possible error
- Create `file2`
- Start read and write
- Handle possible errors
- Close `file1` and `file2`

The services are not accessed directly. They are accessed via an API.

Examples of Windows and Unix system call APIs.

Type of call	Windows	Unix
Process Control	CreateProcess()	fork()
	ExitProcess()	exit()
	WaitForSingleObject()	wait()
File Manipulation	CreateFile()	open()
	ReadFile()	read()
	WriteFile()	write()
	CloseHandle()	close()
Device manipulation	SetConsoleMode()	ioctl()
	ReadConsole()	read()
	WriteConsole()	write()
Information maintenance	GetCurrentProcessID()	getpid()
	SetTimer()	alarm()
	Sleep()	sleep()
Communication	CreatePipe()	pipe()
	CreateFileMapping()	shmget()
	MapViewOfFile()	mmap()
Protection	SetFileSecurity()	chmod()
	InitializeSecurityDescriptor()	umask()
	SetSecurityDescriptorGroup()	chown()

System call APIs specify a set of functions that are available to an application programmer. They describe the parameters to pass to each function, and the values that are returned. The programmer accesses the API via a library provided by the OS.

A Java API exists for programs that run on the JVM. The JVM itself uses the system calls of its particular platform.

System call APIs are used for program portability. A program using the API can be compiled and run on any system that supports the API. Invoking system calls directly is usually more difficult. Using a system call API is similar to implementing an interface.

2.1.12 Dual Mode

Operating system execution is split into user mode (mode bit of value 1) and kernel mode (mode bit of value 0). In user mode, certain areas of memory are protected from user access, and certain instructions cannot be executed. In kernel mode, protected areas of memory may be accessed, and privileged instructions may be executed.

The OS allows user programs to execute system calls by resetting the mode bit to 0. Once the kernel has executed the requested system call, the mode bit is set to 1. This prevents crashes in user mode from affecting the kernel.





Figure 2.3. Standard C Library Example

The MS-DOS architecture has no mode bit. Hence, user programs were able to wipe the entire OS, write to devices without permission, execute illegal instructions and access the memory of other users.

With dual mode, hardware can stop user program attempting to execute an illegal instruction or to access memory of other users.

When a mode violation is detected, the OS must terminate the program, give an error message and produce memory dumps by writing to a file.



Dual Mode

2.1.13 OS Design and Implementation

The internal structures of operating systems can vary widely. The goals and specifications of an OS can be affected by hardware and the type of system. User goals are that the OS should be convenient to use, easy to learn, reliable, safe and fast. System goals are that the OS should be easy to design, implement and maintain, as well as flexible, reliable, error-free and efficient.

Early operating systems were produced in assembly language, then in system programming languages such as Algol and PL/I. Nowadays they are written in C and C++.

Modern operating systems actually use a combination of different languages. The lowest levels may be written in assembly, the main body in C, and system programs in C, C++, PERL, Python and shell scripts. Operating systems written in higher-level languages are easier to port to other hardware, but they are also slower. Emulation allows an OS to run on non-native hardware.

2.1.14 Operating System Structure

A general-purpose OS is a very large program. There are various ways to structure one.

- Simple structure (e.g. MS-DOS)
- More complex or non-simple structure (e.g. Unix)
- Layered approach (an abstraction)
- Microkernel structure (e.g. Mach OS)
- Modular approach
- Hybrid approach

Simple Structure

MS-DOS is an OS with a simple structure. It was written to provide the most functionality in the least space. It is not divided into modules. Although it has some structure, its interfaces and levels of functionality are not well separated. This is dangerous, as application programs have the ability to access the lowest levels of the system.

More Complex or Non-Simple Structure

The Unix OS has a more complex structure. The Unix OS is limited by hardware functionality, has a limited structure, and consists of two separate parts. These are the system programs and the kernel.

The kernel consists of everything below the system call interface and above the physical hardware. It provides the file system, CPU scheduling, memory management and other OS functions. This is a large number of functions for one level, and makes the operating kernel difficult to debug, since the kernel services rely on each other. It is also dangerous since there is a lot of functionality running in kernel mode.

Layered Approach

In the layered approach, the OS is divided into a number of layers or levels. Each layer is built on top of a lower layer. The lowest layer (layer 0) is the hardware. The highest layer (layer N) is the user interface.

Using modularity, functions are split into layers such that the functions of one layer call upon only the functions of the layer directly beneath. While this is more structured and less dangerous, it prevents higher layers from communicating with lower levels.

Microkernel Structure

Mach is an example of a microkernel OS. Microkernel structure moves as much functionality from the kernel to the user space as possible. Communication between user modules takes place via messages passed through the kernel.

Microkernel structures are easier to extend and port to new architectures. They are also more reliable and secure, since less code runs in kernel mode. However, performance is lost due to added communication between the user space and the kernel space, as well as between user modules through the kernel.

Modular Approach

Many modern operating systems implement loadable kernel modules. This uses an object-oriented approach, in which each core component is separate, communicates with others through known interfaces, and is loaded as needed within the kernel. This is similar to the layered approach, but is more flexible. Linux and Solaris use the modular approach.

Hybrid Approach

Most modern operating systems do not use one pure model. Hybrid operating systems combine multiple approaches to address performance, security and usability. Linux and Solaris are actually monolithic (the OS works entirely in kernel space, similar to more complex or non-simple structures), but use modularity for the dynamic loading of functionality.

2.1.15 User Classes and Interfaces

Almost all operating systems have a user interface (UI). This interface can take several forms.

- Command-line interface (CLI)
- Batch interface (commands entered into files that are executed)
- Graphical user interface (GUI)

Any UI requires a software link to the hardware, which may be buried under other software.

Types of user:

- Programmers
 - System programmers (creators of operating systems, compilers, device drivers etc)
 - Application programmers
- Administrators (concerned with provision, operation and management of computing facilities)
- End-users (who apply software to some problem area)

Some end-users may be unaware that they are interacting with a computer, whereas others may have a substantial understanding of computers.

System Call Interface

All interaction with hardware must go through system calls. The OS provides a layer of subroutines known as an API.

Command-Line Interface

Most operating systems provide an interactive terminal into which commands may be entered. This can be used to imitate programs or perform housekeeping control routines on the system. Unix provides shell programs.

Job Control Language Interface

Job control language defines requirements for work submitted to a batch system. This is used in database administration.

Graphical User Interface (GUI)

Interaction proceeds via windows and usually a mouse-driven environment. There are desktops, icons and GUI APIs.

From the programmer perspective, this is slightly more complex than shell scripts, but can be more rewarding. Event-driven programming is used so that the interface is responsive to user actions.

From the user perspective, this can be friendlier. However, there is an increased processing load.

Touchscreen Interface

Sometimes computer mice are not available or not desired. Actions and selections are controlled by gestures. There may be a virtual keyboard for text entry.

Time Sharing

The CPU can execute multiple jobs simultaneously by switching between the jobs stored in memory. Switches occur so frequently that users can interact with each program as it is running. CPU scheduling is used to decide which job is brought to memory to be executed when space is an issue. Reasonable response time is of the utmost importance.

Processes can be swapped between main memory and the disk. 'Virtual memory' allows for the execution of a process that is not entirely in memory. The process can use both virtual and physical memory as 'logical' memory. This allows users to run programs that require more than the available physical memory and frees programmers from concern over memory limitations.

2.2 Process Management and Scheduling

2.2.1 Processes

A process is a program in execution. A program is a passive entity stored on the disk, whereas a process is an active entity. A program becomes a process when its executable file is loaded into memory.

A program may be started through a GUI or CLI. One program may consist of several processes. For example, there may be one process for each user or instance.

Processes are represented by three main components.

- Executable program code (also known as the 'text segment')
- Data related to the program
- Execution context
 - process ID, group ID, user ID
 - stack pointer, program counter, CPU registers
 - file descriptors, locks, network sockets

The execution context is essential for process switching.

A process can be an execution environment for other code. For example, the JVM executes as a process that interprets loaded Java code and performs instructions on behalf of it.

2.2.2 Process Structure

A process is more than just the program code. It also includes current activity such as the value of the program counter and the contents of CPU registers. The process stack contains temporary data, such as function parameters, return addresses and local variables. The data segment contains global variables and a heap — memory allocated dynamically at runtime.


The layout of the memory of a process is known as a 'process image'. A process image is divided into segments.

- Stack segment
 - function parameters, return addresses and local variables
- Data segment
 - static variables and constants
 - memory allocated dynamically from the heap
- Text segment
 - program code — shared between processes

max	Stack	Stack segment
	↓ ↑	
	Heap	Data segment
	Data	
	Program code	Text segment
0	Kernel	Protected

The process image.

Each invoked program results in the creation of a separate process with its own image. Each image appears to cover the entire address space. In reality, these are virtual addresses mapped to physical addresses.



Process memory Layout

2.2.3 Process Control Block (PCB)

The information associated with each process is stored as a process control block (PCB), which is also known as a task control block (TCB). This information includes

- process state,
- program counter (PC) — address of next instruction to be executed,
- CPU registers,
- CPU scheduling information — priorities and scheduling queue pointers,
- memory-management information,
- accounting information — CPU usage, time elapsed and time limits, and
- I/O status information — I/O devices allocated to the processes and list of open files.


A process with multiple threads of execution has instructions at multiple addresses executing at once. This requires multiple program counters. These additional thread details are stored in the PCB.

2.2.4 Process States

As a process is executed, it changes state. Possible states for a process are

- new — the process is being created,
- ready — the process is waiting to be assigned to a processor,
- running — the process is executing instructions,
- waiting (blocked) — the process is waiting for an event to occur, and
- terminated — the process has finished execution.

When a process is admitted to the system, its state changes from 'new' to 'ready'. When it is dispatched to a CPU, its state changes to 'running'. From there, it may time out, in which case its state reverts to 'ready', or it may need to wait for an event to occur, in which case its state changes to 'blocked'. Alternatively, it may be released from execution, in which case its state changes to 'terminated'. A process in the 'blocked' state moves to the 'ready' state once the event it is waiting for occurs.



Process memory Layout

2.2.5 Process Scheduling

Process scheduling is used to maximise CPU usage and minimise response time by quickly switching processes onto the CPU for time sharing. A process will 'give up' the CPU if it sends an I/O request or after a certain period of time as elapsed. When a process gives up the CPU, it is added to the ready queue. The process scheduler selects available processes in the ready queue for the next execution.

The OS maintains various scheduling queues.

- Job queue — all processes in the entire system
- Ready queue — all processes in main memory ready and waiting to execute
- Device queues — all processes waiting for an I/O device

Processes migrate between queues. Queuing diagrams are used to represent flows of processes and resources.

Types of Scheduler

A short-term scheduler (or CPU scheduler) selects which process should be executed next and allocates a CPU. Sometimes this is the only scheduler in a system. It is invoked frequently and must be fast.

A long-term scheduler (or job scheduler) selects which processes should be brought into the ready queue. This is invoked infrequently and may be slow. The long-term scheduler controls the degree of multiprogramming.

Types of Process


An I/O-bound process spends more time performing I/O than computations. It uses many short CPU bursts.

A CPU-bound process spends more time performing computations. It uses a few long CPU bursts. The long-term scheduler attempts to schedule a good process mix.

Context Switching

When the CPU switches to another process, the system saves the state of the old process and loads the saved state of the new process via a context switch. The context of a process is represented by its PCB.

The time required to perform a context switch is pure overhead; the system does no useful work while switching. More complex operating systems and process control blocks require more time for a context switch. The time required is dependent upon hardware support. Some hardware provides multiple sets of registers per CPU. This allows multiple contexts to be loaded simultaneously.



CPU Switch from Process to Process

Dispatch Events

Context switches (dispatch events) are triggered by clock interrupts. These occur after a set time interval, typically between 3 ms and 10 ms. The execution of processes is interrupted and control

returns to the OS. The current process is moved to the ready queue. The frequency of such an interrupt is an important system parameter used to balance the overhead of context switching and the responsiveness of the system.

Context switches are also triggered by I/O interrupts. When an I/O event occurs and data has been loaded into memory, the current process is interrupted and all blocked processes waiting for the I/O event are moved to the ready queue. The dispatcher must decide whether to continue execution of the interrupted process.

Memory faults or page faults also trigger context switches. These occur when an executing process refers to a virtual memory address that has not been allocated a physical memory location (the data requested is still on the disk). The current process is interrupted and an I/O request for the data is issued. The current process is moved to the blocked state and execution switches to another process from the ready queue. When the I/O has completed, the blocked process returns to the ready queue.

Dispatcher

A dispatcher is an OS function that allocates processes to the CPU and switches the CPU between processes. The weakness of a dispatcher with a single device queue is that all processes waiting for an event must be transferred from the device queue to the ready queue when an event occurs. A dispatcher with multiple queues for different device events moves only the processes waiting for that particular event to the ready queue.

Virtualisation and Swapping

A computer system may appear to allow an unlimited number of processes to occur concurrently. Not all of these processes can fit into physical memory. It is useful, therefore, to achieve medium-term scheduling and reduce the degree of multiprogramming by removing a process from memory.

Moving a process between memory and storage is known as 'swapping'. This requires two additional process states: 'ready-suspended' and 'blocked-suspended'.

A process in the 'ready-suspended' or 'blocked-suspended' state is activated to the 'ready' or 'blocked' state when it is swapped into memory. It is suspended when it is swapped out of memory. A process in the 'blocked-suspended' state is moved to the 'ready-suspended' state when the event for which it is waiting has occurred. A process in the 'running' state may be suspended.

2.2.6 Process Creation

The system must provide mechanisms for process creation and process termination.

Processes are created at system boot, when an existing process spawns a child process, when the user requests the creation of a process, or when a batch system executes its next job. When a

parent process creates a child process, a tree of processes is formed. A process is identified and managed via its process identifier (PID).

When a process is created, it is assigned a unique PID, memory is allocated for its process image, its PCB is initialised, and it is added to the ready queue.

Parent and Child Processes

A child process may share all the resources of its parent, a subset of those resources or none of them. A parent and child process may execute concurrently, or the parent may wait for its children to terminate.

A child process is a duplicate of the address space of its parent. The child process may load a new program into its address space.

Process Creation in Unix

A process creates new processes with the kernel system calls `fork()` and `exec()`.

- A new slot is allocated in the process table.
- A unique PID is assigned to the child process.
- The process image of the parent is copied, apart from the shared memory areas.
- The child process owns the same open files as the parent.
- The child process is added to the ready queue.

When `fork()` is called by the parent process, execution switches to kernel mode and the OS creates a copy of the parent process. This includes the program code in the text segment of the process image. Thus, the `fork()` call is also copied. The parent process continues execution at the return from the `fork()` call. The child process begins execution at the return from the `fork()` call.

In the parent process, the `fork()` call returns the PID of the child process. In the child process, the `fork()` call returns zero. This is used by the remainder of the program to identify whether it is running as a parent or a child. The program may perform different instructions in either of these cases.

For example, the child process may execute the `exec()` system call, which takes a program name as a parameter. This system call replaces the content of the child process image with a process image of the specified program. The `exec()` system call has a number of variations with different suffixes that describe what parameters are passed to the new process image. These variations are `execl()`, `execle()`, `execlp()`, `execv()`, `execve()` and `execvp()`.

- `e` — An array of pointers of environment variables is passed.
- `l` — Command line arguments are passed individually.
- `p` — The `PATH` environment variable is used to find the program to be executed.
- `v` — Command line arguments are passed as an array of pointers.


```

int main()
{
    pid_t pid;
    /* fork a child process */
    pid = fork();

    if (pid < 0) { /* error occurred */
        fprintf(stderr, "Fork Failed");
        return 1;
    }
    else if (pid == 0) { /*child process */
        execlp("/bin/ls", "ls", NULL);
    }
    else { /* parent process */
        /* parent will wait for the child to complete */
        wait(NULL);
        printf("Child Complete");
    }
    return 0;
}

```



C program to create a separate process in UNIX

2.2.7 Process Waiting

A parent may use the system call `waitpid()` to wait for the termination of a child process.

2.2.8 Process Termination

There are a number of ways in which a process may be terminated.

- Normal termination (voluntary) or error termination (voluntary)
 - the process reaches regular completion, with or without an error code
- Abnormal termination (involuntary)
 - OS or user intervenes with kill signal
 - process attempts to access forbidden memory locations
 - process times out
 - process encounters an I/O error
 - stack overflow
 - parent process is terminated

Some operating systems do not allow a child process to exist if its parent has been terminated. This is known as 'cascading termination'.

A 'zombie process' is a process that has terminated but still has an entry in the process table. This occurs when a child process terminates. It allows a parent process to read the exit codes of its children.

2.2.9 Execution of the Operating System

An OS may be designed so that it executes

- separately from processes (non-process kernel),
- as part of the user process images (with mode switching), or
- as a set of processes (microkernel, with mode and context switching).

Non-Process Kernel OS

The kernel acts as a monitor for user processes. All processes are user processes. There is no concurrent execution of user processes and the kernel; the kernel may execute only during interruptions.

The OS code is placed in a reserved memory region and executes in privileged mode. It has its own system stack.

OS Execution within User Processes

The user address space includes kernel functions. System functions may be called from within a process by switching to kernel mode. No context switching is required as the system functions execute within the same process. The dispatcher executes context switches outside of processes.

Process-Based OS

Kernel functions run in kernel mode as separate processes. The dispatcher handles context switching separately. This allows concurrency within the kernel, with kernel processes scheduled together with user processes. This is useful in multiprocessor environments, as kernel functionality may be distributed amongst CPU cores.

2.2.10 Basic Concepts

CPU and I/O Burst Cycle

Process scheduling is the process of selecting the next process in the ready queue to be executed by the CPU. Scheduling decisions take place when events interrupt the execution of a process. Such events include

- Clock Interrupts (i.e. process running $\rightarrow$ ready state)
- I/O Interrupts (i.e. process waiting $\rightarrow$ ready state)
- Operating System Calls (read, write, process ready $\rightarrow$ waiting)
- Signals (e.g. Semaphores)

Process execution is a cycle of CPU execution and I/O waiting. Processes on a batch system are CPU-bound, whereas processes on an interactive system are I/O-bound with very short CPU bursts. When a process is in an I/O burst, the CPU becomes idle and the short-term scheduler must select another process from the ready queue. The ready queue is not necessarily a FIFO queue; it may be a priority queue, tree or unordered linked list.

Dispatcher

The dispatcher is the module that gives control of the CPU to the process selected by the short-term scheduler. This involves switching context, switching to user mode and jumping to the correct location stored in the PCB of the process in order to resume execution. The dispatcher must be as fast as possible since it is invoked at every process switch. The time taken by the dispatcher to stop one process and start another is known as 'dispatch latency'.

Levels of Scheduling

The long-term scheduler is responsible for admitting new processes to the ready queue. The short-term scheduler is responsible for selecting the next process to be given control of the CPU. The mid-term scheduler is responsible for moving processes between suspended and non-suspended states.

A non-preemptive scheduler allows an executing process to continue execution until it terminates, releases the CPU voluntarily (cooperative scheduling) or is blocked due to an event such as an I/O interrupt. A preemptive scheduler may stop an executing process due to a clock interrupt (time slice expired) or when a process with a higher priority becomes ready.

2.2.11 Scheduling Criteria

Scheduling algorithms are designed to maximise or minimise different parameters. OS parameters to be maximised include

Many criteria suggested, including

- CPU Utilization - keep that CPU as busy as possible. 0-100%, but realistically, 40-90
- Throughput - Number of processes that complete their execution per time unit
- Turnaround time - Total amount of time to execute one process to its completion.
- Waiting time - Total amount of time a process has been waiting in the Ready queue
- Response time - The time it takes from when a request was submitted until the first response is produced by the operating system (latency).

Others include meeting deadlines, predictability, fairness, balance and enforcing priorities

2.2.12 Scheduling Algorithms


First Come First Serve (FCFS)

First come first serve (FCFS) is the simplest scheduling algorithm. Processes are given control of the CPU in the order that they request it. This is implemented with a FIFO ready queue. When a process enters the ready queue, its PCB is pushed to the tail. When the CPU becomes free, it is allocated to the process whose PCB is popped from the head of the queue.

Using this algorithm, the average process waiting time can vary greatly. If a long process arrives before a short process, the waiting time for the second process will be long. If the short process arrives first, the second process will have a short waiting time.

Suppose the processes arrive in the order: P₁ , P₂ , P₃. Gantt Chart as follows:

Process	Burst Time
P ₁	24
P ₂	3
P ₃	3



Waiting time for P₁ = 0; P₂ = 24; P₃ = 27 Average waiting time: $(0 + 24 + 27)/3 = 17\text{ms}$

Shortest Job First (SJF)

Using the shortest job first (SJF) scheduling algorithm, each process is associated with an estimate of the length of its next CPU burst. When the CPU becomes available, it is assigned to the process that has the shortest estimated next CPU burst. If two processes are estimated to have next CPU bursts of the same length, FCFS is used to choose between them. A more accurate name for this algorithm would be 'shortest next CPU burst first'.

The SJF scheduling algorithm can be proven to be optimal. It gives the minimum average waiting time for a given set of processes. This works because scheduling a short process before a long process decreases the waiting time of the short process more than it increases the waiting time of the long process. Thus, the average waiting time decreases.

However, the algorithm is difficult to implement since there is no way to know the exact length of the next CPU burst. Instead, the length of the next CPU burst of a process is estimated by an exponential average of the measured lengths of its previous CPU bursts. The predicted length τ_{n+1} of the next $((n + 1)\text{th})$ CPU burst is given by the following iterative formula in terms of the measured length t_n of the previous $(n\text{th})$ CPU burst and a weighting factor α .

$$\tau_{n+1} = \alpha t_n + (1 - \alpha) \tau_n$$

Commonly, the weighting factor α is set to 0.5. Thus, if the predicted and actual lengths of the n th CPU burst are 10 ms and 6 ms, respectively, the predicted length of the $(n + 1)$ th CPU burst would be 8 ms.

Shortest Remaining Time First (SRTF)

SJF can be either preemptive or non-preemptive. If the length of the next CPU burst of a newly submitted process is shorter than the remaining CPU burst of the currently executing process, the preemptive SJF would switch the two processes to minimise the average waiting time, whereas the non-preemptive SJF would allow the current process to finish its CPU burst.

The preemptive SJF scheduling algorithm is known as the 'shortest remaining time first' (SRTF) scheduling algorithm.

Priority Scheduling

The SJF scheduling algorithm is a special case of the general priority scheduling algorithm. A priority is associated with each process and the CPU is allocated to the process with the highest priority. Priorities are indicated by a fixed range of numbers. Lower numbers are used for higher priorities. Processes with equal priorities are scheduled using FCFS.

Priorities can be defined by internal criteria, such as time limits, memory requirements and number of open files, or external criteria, such as process importance, funds paid for computation or political factors.

Preemptive priority scheduling will switch processes if a newly submitted process has a higher priority than the current process. Non-preemptive priority scheduling would simply place that process at the head of the priority queue.

Priority scheduling can result in the indefinite blocking or starvation of low-priority processes if the system receives a steady stream of processes with higher priority. These processes may eventually run after a very long waiting time, or may be lost if the system crashes before that point.

This can be solved by increasing priority with age.

Round-Robin (RR)

The round-robin (RR) scheduling algorithm is designed especially for time-sharing systems. It is similar to FCFS, but uses preemption to enable the switching of processes. A circular ready queue and small 'time quantum' or 'time slice' are used. The CPU is allocated to each process in the queue for a time interval of up to one time quantum. The ready queue is treated as a FIFO queue.

The scheduler sets a timer to interrupt the CPU after one time quantum and dispatches the first process in the ready queue. If the process has a CPU burst length of less than one time quantum, the process will release the CPU voluntarily. Otherwise, the process is interrupted after one time

quantum, resulting in a context switch to the second process. The first process is pushed to the tail of the ready queue.

If there are n processes in the ready queue and the time quantum is q , each process is given $\frac{1}{n}$ of the CPU time in bursts of at most q . Each process must wait no longer than $(n - 1)q$ until its next CPU burst. For example, in a queue of five processes with a time quantum of 20 ms, each process is given up to 20 ms of CPU time every 100 ms or less, resulting in a waiting time of no more than 80 ms between CPU bursts.

The performance of the RR scheduling algorithm depends heavily on the size of the time quantum. If the time quantum is longer than the process length, the algorithm would be no different from FCFS. If the time quantum is too short, there would be a large number of expensive context switches. Ideally, the time quantum should be much larger than the context switch time. If the context switch time is $n\%$ of the time quantum, approximately $n\%$ of CPU time would be devoted to context switching. Modern systems typically have time quanta between 10 ms and 100 ms and context switches of less than 10 μ s.

Appendix

Introduction to Operating Systems: Definition and role of an OS in managing hardware and software resources. Components of a computer system (Hardware, OS, Application, Users). Operating System Services & Evolution: Key functions like process management, memory management, I/O operations, file systems, and security. Transition from Uniprogramming to Multiprogramming, and Time-Sharing systems.

Computer Architecture & OS Structures Bootstrapping process, Main Memory and I/O structure. Overview of how I/O devices interact with the system. Types of I/O mechanisms and their role in performance. Process Management & Scheduling The concept of processes, their lifecycle (process states), and operations on processes. Scheduling criteria: efficiency, fairness, response time, throughput, etc. Common Scheduling Algorithms including FCFS, SJF, SRTF, Priority & Round-Robin.

2.3 Complexity of Algorithms

2.3.1 Algorithm Design and Analysis

An algorithm is an effective method for solving a problem expressed as a finite sequence of instructions. Often, multiple algorithms exist for the same task. There are many criteria for choosing a suitable algorithm for a particular task, including efficiency, simplicity, clarity, elegance and proof. It is also necessary to consider whether the algorithm is always correct, always terminates or whether the problem can even be solved with an algorithm.

In general, efficiency is achieved by finding a balance between many conflicting parameters, such as run time, response time, memory usage, bandwidth usage and power consumption. One very

important issue is understanding how problems and algorithms grow in complexity. Although a solution may work very well for small problems, it is important to know how its performance may be affected if the problem becomes larger.

It may be possible to improve code so that it runs quickly or uses less memory, but it may be the case that an algorithm will inherently perform worse as the amount of data increases. It may even be the case that the problem itself is inherently difficult and becomes more difficult as the size of the problem grows. Sometimes the problem can be modified so that it still satisfies the overall requirements, but behaves in a more manageable way.

Algorithm efficiency can be considered in terms of time and space.

Space (or bandwidth) complexity is not considered in the same way as computational complexity, since memory and bandwidth are limited by practical constraints. The bandwidth of a system can often be increased if necessary.

Instead, computational complexity is usually considered in terms of 'time complexity' — a measure of how much computation is involved in solving a problem. It is not necessary to know quantitatively exactly how many times harder a problem will grow. Often a qualitative indication of complexity will suffice.

2.3.2 Time Complexity

There are two ways to determine the run time of an algorithm.

The first method is to measure empirically. This involves benchmarking the algorithm using a representative set of inputs. This does not measure the complexity of the algorithm, rather the complexity of an implementation of the algorithm on a particular piece of hardware.

The second method is to analyse theoretically the worst case scenario, by identifying the operations of the algorithm — its time complexity.

Time complexity is a measure of the number of operations that an algorithm must execute in terms of the size of the input or problem. Since it is the algorithm that is analysed, and not the implementation, time complexity is analysed using pseudocode. The time complexity $T(n)$ of an algorithm is a function of the size n of its input.

The following algorithm has time complexity $T(n) = 2n^2$. It is quadratic because it has two nested loops that go through every element. It has a coefficient of 2 because there are two operations in the nested statement.

Matrix-vector multiplication of size n .

```
for i=0...n-1:
    for j=0...n-1:
        x[i] = x[i] + A[i][j] * b[j]
```

2.3.3 Complexity Class and Big-O Notation

Usually, it is not necessary to know the exact time complexity. It is sufficient to know the complexity class, which ignores constant factors or overheads, and expressions of lower orders. This focusses on performance for large n .

Class complexity is expressed using 'big-O notation'. For example, $O(n^2)$ is "of the order of n^2 ".

Corresponding time complexities and complexity classes.

Time complexity	Complexity class
$T(n) = n$	$O(n)$
$T(n) = n + 2$	$O(n)$
$T(n) = 2n^2$	$O(n^2)$
$T(n) = 10n^3$	$O(n^3)$
$T(n) = 5(n + 2)$	$O(n)$
$T(n) = 1000$	$O(1)$
$T(n) = n^2 + n + 1$	$O(n^2)$

To determine complexity class, it is often sufficient to count the number of loops and the number of times they are executed.


Polynomial classes are described as 'tractable'. Exponential classes are described as 'intractable' — they can execute with small amounts of data, but cannot with large amounts.

The binary search algorithm (on a sorted array) has class $O(\log_2 n)$ because the size of the loop is halved on each iteration.

The total algorithm complexity is determined by the complexities of its components. Sequential algorithm phases are summed, and the maximum term is considered. Function or method calls are multiplied.

Common complexity classes.

Complexity class	Name
$O(1)$	Constant
$O(\log_2 n)$	Logarithmic
$O(n)$	Linear
$O(n \log_2 n)$	Log Linear
$O(n^2)$	Quadratic
$O(n^3)$	Cubic
$O(2^n)$	Exponential



graphical

Binary search algorithm.

```

left = 0; right = n-1
while left < right:
    mid = (left + right) / 2
    if x[mid] < v:
        left = mid + 1
    else:
        right = mid
if x[left] == v:
    return left
else:
    return -1

```

For example, this following altered matrix-vector multiplication algorithm has two sequential phases and a total complexity of $O(n) + O(n^2) \Rightarrow O(n^2)$.

Initialisation and matrix-vector multiplication of size n .

```

for i=0...n-1:
    x[i] = 0
for i=0...n-1:
    for j=0...n-1:
        x[i] = x[i] + A[i][j] * b[j]

```

The following iterative binary search algorithm uses a call to a method of logarithmic complexity within a fixed loop. It has complexity $O(n) \times O(\log_2 n) \Rightarrow O(n \log_2 n)$.

Iterative binary search.

```

for i=0...n-1:
    binary_search(x, v[i])

```

2.3.4 Algorithm and Problem Complexity

Algorithm complexity is the worst-case run time of an algorithm. This an upper bound and is the most informative complexity.

A problem has a complexity class of $O(f(n))$ if there exists an algorithm of complexity class $O(f(n))$ to solve it. Sometimes lower bounds are considered.

Problems solvable in polynomial time (PTIME or P) are assumed to be tractable. If a solution can be guessed and then checked in polynomial time, the problem is solvable in non-deterministic polynomial time (NP).

2.4 Concurrency and Synchronisation

2.4.1 Introduction to Concurrency

Motivation

A computer system typically has multiple users or user applications working independently. The OS must protect the memory of one process from interference from another process. It also interleaves the execution of processes to maximise the resource utilisation and responsiveness of the system. To do so, **it must preserve the state of each process so that its execution may resume.**

Concurrent execution of processes was originally intended solely for the maximisation of utilisation due to the great cost of computer systems, but nowadays it is intended to satisfy the expectations of users who wish to execute multiple tasks concurrently.

The problem is that these processes do not always work independently. They may compete for access to resources, such as devices, files and data. They may cooperate through messages, shared memory and files. They may also be distributed such that millions of users are reading and updating information at the same time. This is the case for social networking, banking and online shopping systems.

It is also necessary that applications can interleave multiple independent but potentially conflicting tasks. An application with a graphical user interface (GUI) should not freeze when it is performing a time consuming task. Similarly, a user of a banking system may not want to wait in a queue in order to perform a transaction. Nevertheless, it is still necessary to maximise the efficiency of the system.

Multiple Processes

OS design is concerned with the management of processes and threads.

- Multiprogramming — multiple independent processes on a single processor
- Multiprocessing — multiple processes on multiple processors
- Distributed processing — multiple processes on multiple machines

Concurrency may be employed in the context of sharing resources amongst multiple applications, sharing resources between processes in a single application, or sharing resources between processes and threads of the OS itself.

Key Terms

atomic operation A function or action implemented as a sequence of one or more instructions that appears to be indivisible; that is, no other process can see an intermediate state or interrupt the operation. The sequence of instructions is guaranteed to execute as a group, or not execute at all, having no visible effect on the system state. Atomicity guarantees isolation from concurrent processes.

critical section A section of code within a process that requires access to shared resources and that must not be executed while another process is in a corresponding section of code.

deadlock A situation in which two or more processes are unable to proceed because each is waiting for one of the others to do something.

livelock A situation in which two or more processes continuously change their states in response to changes in other processes without doing any useful work.

mutual exclusion The requirement that when one process is in a critical section that accesses shared resources, no other process may be in a critical section that accesses any of those shared resources.

race condition A situation in which multiple threads or processes read and write a shared data item and the final result depends on the relative timing of their execution.

starvation A situation in which a runnable process is overlooked indefinitely by the scheduler; although it is able to proceed, it is never chosen.

A critical section must behave as an atomic operation. Mutual exclusion occurs in a critical section. A race condition must be managed by mutual exclusion.

Principles of Concurrency

Interleaving and overlapping can be viewed as examples on concurrent processing. They both present the same problems.

In a uniprocessor system, the relative execution of processes cannot be predicted because it depends on the activities of the processes, how the OS handles interrupts and the scheduling policies of the OS.

Difficulties of Concurrency

Difficulties arise in the sharing of global resources, the optimal allocation of resources by the OS, and, most importantly, in the coordination of parallel and asynchronous processes so that they behave correctly. They must produce the same results if they are executed concurrently as they would if they were executed consecutively. The debugging of concurrent programming errors is difficult because observed behaviour is non-deterministic (dependent upon timings of other processes on the machine). It is therefore difficult to identify and reproduce.

2.4.2 OS Concerns and Process Interaction

In order to manage the issues raised by concurrency, the OS must be able to keep track of various processes, allocate and deallocate resources for each active process, protect the data and physical resources of each process from interference by other processes, and ensure that the processes and outputs are independent of 'processing speed' (the timing of completion of different operations).

Relationships between concurrent processes.

Degree of awareness	Relationship	Influence of one process on the other	Potential control problems
Processes unaware of each other	Competition	• Results of one process independent of the other • Timing of processes may be affected	• Mutual exclusion • Deadlock (reusable resource) • Starvation
Processes indirectly aware of each other (e.g. shared object)	Cooperation by sharing	• Results of one process may depend on information obtained by other • Timing of processes may be affected	• Mutual exclusion • Deadlock (reusable resource) • Starvation • Data coherence
Processes directly aware of each other (have communication primitives available to them)	Cooperation by communication	• Results of one process may depend on information obtained from other • Timing of processes may be affected	• Deadlock (consumable resource) • Starvation

2.4.3 Resource Competition


Concurrent processes come into conflict when they are competing for use of the same resource, such as I/O devices, memory, processor time and the clock. In the case of competing processes, three control problems must be faced.

- Mutual exclusion — to ensure correct behaviour
- Deadlock
- Starvation

A race condition occurs when multiple processes or threads read and write shared data items. The processes “race” to perform their read/write actions. The final result depends on the order of execution. The “loser” of the race is the process that performs the last update and determines the final value of the shared data item.

Race conditions can occur due to

- order of execution — whenever the state of a shared resource depends on the precise order of execution of the processes,
- scheduling — context switches at arbitrary times during execution, or
- outdated information — processes or threads operating with stale or dirty copies of memory values in registers or local variables.



Synchronization of Processes

Context switches may occur at any time Process 2 has its result overwritten by process 1 Process 1 operates with outdated information

2.4.4 Critical Section Problem

Critical Section

In order to avoid race conditions, it is necessary to control the concurrent execution of critical sections. This is achieved through strict serialisation, or mutual exclusion, causing the critical sections to behave as atomic operations.

An entry protocol is executed before entering a critical section. The process requests permission to enter the critical section. The process may have to wait for entry to be granted. It must communicate that it has entered the critical section.

A process is able to complete the execution of its critical section, even if it is preempted or interrupted. An exit protocol is executed after exiting a critical section. The process communicates to other processes that it has left the critical section.

It is important that the scope and length of critical sections is kept as small as possible. Large critical sections can be detrimental to the efficiency and throughput of a system.

Deadlock and Starvation

Enforcing mutual exclusion creates the problems of deadlocks (processes waiting forever for each other to free resources) and starvation (a process waiting forever to be granted entry to its critical section). Implementations of mutual exclusion must account for these problems. Critical sections must be as small as possible and processes must spend as little time as possible in a critical section.

Requirements for Solutions to the Problem

1. Serialisation of access
 - Only one process at a time is allowed in the critical section for a resource
2. Bounded waiting (no starvation)
 - A process waiting to enter a critical section must be guaranteed entry within some defined limited waiting time
 - The scheduling algorithm must guarantee that the process is eventually scheduled
3. Progress (liveness, no deadlock)
 - A process that halts in its non-critical section must do so without interfering with other processes waiting to enter their critical section
 - Only processes currently waiting to enter their critical section are involved in the selection of the one process that may enter
 - A process remains inside its critical section for a finite time only

Solutions to the Critical Section Problem


1. Software solutions
 - Shared lock variables (busy-waiting)
 - Polling and spinning or strict alternation
2. Hardware solutions
 - Disabling interrupts
 - Special instructions
3. Higher-level OS constructs
 - Semaphores, monitors or message passing

2.4.5 Software Solutions

Lock Variables

Critical sections must be protected by some form of 'lock'. A lock is a shared data item. Processes must acquire a lock before entering a critical section, and release the lock when exiting the critical section. A lock is also known as a 'mutex'.

A two state lock may be implemented as a shared variable. A process will wait while the lock is true, then when it is false, set the lock to true and execute its critical actions. When its critical section is complete, it will set the lock to false. However, in this implementation, the lock itself is a shared resource and a race condition may occur on it. Atomic instructions must be used for a shared lock.




Busy-Waiting (Polling and Spinning)

In this solution, a process continuously evaluates whether a lock has become available. The lock is represented by a data item held in shared memory. This causes the process to consume CPU cycles without any progress. A process busy-waiting may prevent another process holding the lock from executing and completing its critical section and from releasing the lock. [Spin locks are used at kernel level \(special HW instructions\).](#)

Busy-Waiting (Strict Alternation)

This solution imposes a strict alternation between two processes; a process waits for its turn. A token is used as a shared variable. This is usually a process ID set by the previous process that indicates which process is next to enter. A process busy-waits until the token is its own process ID. When the process exits the critical section, it sets the token to the next process ID.

This solution guarantees mutual exclusion because there is no longer a race condition on the lock. However, there is still a problem of liveness and progression since multiple processes depend on the



change of the token. If one of the processes is delayed in its non-critical section, it cannot enter its critical section when it is its turn, and other processes will be blocked.

2.4.6 Hardware Solutions

Disabling Interrupts

In uniprocessor systems, concurrent processes cannot be overlapped, only interleaved. Thus, disabling interrupts guarantees mutual exclusion, but significantly reduces the efficiency of execution. This approach does not work on a multiprocessor system.

Special Hardware Instructions

These are applicable to any number of processes on either uniprocessor or multiprocessor systems sharing a main memory. They are simple and easy to verify and can be used to support multiple critical sections. However, they use busy-waiting and may still cause starvation and deadlocks.

2.4.7 Abstractions


Some systems may execute critical sections regardless, then detect whether problems have occurred. If so, the changes are undone. Sometimes such problems do not occur very often, and doing a lot of work to fix the problems when they do occur is overall more efficient than doing a little work every time to avoid them. This approach is used in database systems.

In other cases, it may be acceptable to have errors caused by concurrency.

Many systems, such as databases and Java, implement their own concurrent mechanisms that work correctly and efficiently, and provide abstractions of these mechanisms to programmers. Therefore, it is often not necessary to worry about deadlocks in practice.

2.4.8 Parallelism and Concurrency

- A system is parallel if it can perform more than one task simultaneously
- A concurrent system supports more than one task by allowing all the tasks to make progress.



Single and multithreaded processes.

- It is possible to have concurrency without parallelism

The process model assumes that a process is an executing program with a single thread of control. However, all modern operating systems provide features to enable a process to contain multiple threads of control. Multithreading is the ability of an OS to support multiple concurrent paths of execution within a single process.

A thread is part of a process that contains

- a thread ID (TID),
- a program counter (PC),
- a register set, and
- a stack.

All threads within the same process share a code section and a data section (containing objects, open files and network connections). A process with multiple threads can perform more than one task at a time.

Most applications are multithreaded. Applications are suitable for multithreading if they need several threads of control. Examples include web browsers with separate threads for each tab, extension or native utility, as well as any GUI application, so that user events can still be handled while the main thread is performing a computation.

Multithreading is also used in systems that provide services, such as web servers and databases. When the server receives a request, a new thread is created to service the request, while the main thread continues to listen for new requests.

Threads improve responsiveness, resource sharing and economy — multithreading results in a smaller memory footprint and greater efficiency of switching between threads. Threads also improve scalabil-

ity by enabling the use of parallel processing in multithreaded processors. They also reduce program complexity by breaking problems into smaller, independent tasks that can execute in parallel.

2.4.9 Multicore Systems and Multithreading

Amdahl's law describes the ratio of the performance of a process running on a single processor to its performance running on multiple processors in terms of the proportion f of its code that is parallelisable and the number N of parallel processors. This ratio is known as 'speedup'. The difference $(1 - f)$ is the proportion of the code that is inherently serial.

$$\text{speedup} = \frac{\text{time to execute on a single processor}}{\text{time to execute on } N \text{ parallel processors}} = \frac{1}{(1 - f) + \frac{f}{N}}$$

Even a small amount of serial code has a noticeable impact on the overall performance. There are also overheads to parallelism that are not considered by Amdahl's law. Latency is introduced by memory access and cache loading, for example.

Parallel programming introduces a number of challenges.

Pressure is placed on system designers to make better use of multiple cores and to write scheduling algorithms that allow parallel execution. It is difficult both to modify existing programs and to design new programs to make use of multithreading. This involves identifying tasks that can be divided into separate, concurrent and, ideally, independent tasks, balancing tasks to achieve efficiency, splitting data, and identifying data dependencies. It is also difficult to test and debug parallel execution since it is non-deterministic.

2.4.10 Multithreading Models

Threads are used through a thread library that exists on the OS or virtual machine. Operating systems and programming languages provide APIs for creating and managing threads.

Threads may exist at either the user or kernel levels. User threads are managed above the kernel. Kernel threads are managed by the OS directly. Threads can be mapped to processes using three models.

Many-to-One Model

The many-to-one model maps many user-level threads to one kernel thread. Thread management is handled by the thread library in user space, so it is efficient. However, only one thread can access the kernel at a time since a system call blocks other threads. This model lacks parallelism on multicore systems and is, therefore, not widely used.

One-to-One Model

The one-to-one model maps each user thread to a kernel thread. This overcomes the issue of blocking, and improves concurrency and parallelism. However, for each user thread, there must be a kernel thread.

Many-to-Many Model

A software developer can create as many user threads as necessary in a thread pool. Corresponding kernel threads can run in parallel on a multiprocessor. If a thread blocks, the kernel can schedule another thread for execution.

2.4.11 Thread Interference and Memory Consistency

Threads communicate by sharing data. If multiple threads reference the same object, thread interference can occur. This happens when two functions operating on the same data interleave. This is unpredictable and difficult to debug.

Memory consistency errors occur when different threads have inconsistent views of the same data. This can be solved through synchronisation, which creates a happens-before relationship between methods and statements. This guarantees that memory written by one statement is visible to another.

Two invocations of a synchronised method on the same object cannot be interleaved. All other threads are blocked until the synchronised thread is complete. When a synchronised method exits, it automatically establishes a happens-before relationship with any subsequent invocation of a synchronised method on the same object.

Synchronisation is based on intrinsic locks. These enforce exclusive access and establish happens-before relationships. Threads must acquire locks before they can do anything.

Chapter 3

Network

3.1 Introduction to Networks

3.1.1 The Internet

The Internet consists of billions of connected computing devices. End systems are also known as 'hosts' and run network applications. Computers are connected via communication links, which can be fibre optic, copper, radio or satellite. End systems and different networks are connected to routers and packet switches that forward chunks of data known as 'packets'.

The Internet is a network of networks and interconnected Internet service providers (ISPs). The sending and receiving of messages is controlled by protocols such as TCP, IP, HTTP, Skype and 802.11. A set of standards exists to help manage the Internet. Proposals for standards and protocols are published as requests for comments (RFCs), which are made available to key stakeholders to be reviewed and standardised. The Internet Engineering Taskforce (IETF) is the governing body that oversees the development of the Internet.

The Internet is also an infrastructure that provides services to applications. These services and applications include web, VoIP, email, games, e-commerce and social networks. It also provides a programming interface to applications. Web hooks allow applications to connect to the Internet.

Residential, institutional and mobile access networks each have end systems connected to an edge router. The bandwidth of a connection is affected by the hardware and connection used. Radio links are shared, whereas an Ethernet cable is dedicated.

- Network Edge:
Consists of the hosts/endsystems, both clients and servers. Hosts send packets of data to their access network.

- Access networks:
The physical wired/wireless communication links that connect edge systems to the core. These are the first routers that see the data packets and forward them to the network core.
- Network core:
The central network of networks: a mesh of interconnected routers. The core routes and forwards packets of data from their source to their destination.




Figure 3.1. Network edge/Access network/Network core

Hosts break application messages into smaller chunks known as ‘packets’ and transmit them to the access network. The speed at which the packet is transmitted to the access network is the link transmission rate, which is also known as ‘link capacity’ or ‘link bandwidth’. The packet transmission delay when a packet of length L bits is transmitted into a link with transmission rate R bits per second is $\frac{L}{R}$ seconds.

The network core forwards packets from one router to the next across links that form a path between source and destination. Each packet is transmitted at full link capacity. Routing algorithms in the network core determine the source to destination route taken by packets. Routers forward packets from their input to their appropriate output.

3.1.2 Distributed Systems

A distributed system is one in which hardware or software components located at networked computers communicate and coordinate their actions by only passing messages. Distributed networks allow for high concurrency. There is no global notion of the correct time in a distributed network; there is only relative time between computers. Each component in a network may fail independently. The failure of one component does not affect the other components.

3.1.3 Internet, Intranet and Firewalls

The Internet is a distributed system that enables users all over the world to make use of its services. Some highly connected links in the Internet are known as backbones. These have high link capacity and can be connected via satellite link.

An intranet is part of the Internet that is separately administered and uses a firewall to enforce its own local security policies. Users in an intranet share data by means of file services.

A firewall is a network security system that monitors and controls incoming and outgoing network traffic according to predetermined security rules. A firewall establishes a barrier between a trusted internal network and an untrusted external network, such as the Internet. Firewalls may be network-based or host-based, including network-layer or packet filters and application-layer firewalls.

3.1.4 Network Principles

Networking is concerned with sending messages over a carrier.

- Latency is the term given to any kind of delay that occurs during data communication over a network.
- Bandwidth is the transmission capacity of a computer network or telecommunication system.
- Speed is the rate at which data is able to move.

A logical unit of data transmitted via a network is known as a message. A message of arbitrary length is divided into packets before transmission. A packet is a bit stream of restricted length. It includes not only the data, but also relevant addressing information.

3.1.5 Switching Schemes

A network is a set of nodes connected by circuits. In order to transmit information between two nodes, a switching scheme is required.

- Broadcast — no switching, data is transmitted throughout the network
- Circuit switching — source and destination are connected through a switch at an exchange
- Packet switching — a store-and-forward network with a computer at each end

Circuit Switching

End-to-end resources are allocated to create a reserved connection between source and destination. The resources are dedicated; there is no sharing. Full bandwidth circuit-like performance is guaranteed. Circuit segments remain idle if not used for a connection. This transmission scheme is traditionally used in telephone networks.

Packet Switching

Packet switching is a store-and-forward transmission scheme that allows more users to use the network. Packets are transmitted to a router, where they are stored in a queue, waiting for an output link. The entire packet must arrive at the router before it can be transmitted through the next link.

The delay for transmission of an L bit packet through an R bits per second link is $\frac{L}{R}$ seconds. This is the 'one-hop transmission delay'. Assuming no propagation delay, the end-to-end delay for transmission from source to destination through one router is $2\frac{L}{R}$. In general, the delay is $N\frac{L}{R}$, where N is the number of links and, therefore, $N - 1$ is the number of routers.

If the arrival rate to a router exceeds its transmission rate for a period of time, the packets will queue, waiting to be transmitted through a link. Additionally, packets can be dropped (lost) if the memory (buffer) is filled.

3.1.6 Internet Structure (Network of Networks)

End systems connect to the Internet via access ISPs. These may be residential, company or university ISPs. In turn, access ISPs must be interconnected so that any two hosts can communicate. The resulting network is very complex. Its evolution has been driven by economics and national policies.

Connecting each access ISP to every other access ISP is not feasible. This would require $O(n^2)$ connections. An alternative is to connect each access ISP to a global ISP. There would be an economic agreement between customer and provider ISPs. However, if one global ISP is a viable business, there will exist competitors, which must in turn be interconnected.

Such global ISPs are connected to each other through Internet exchange points (IXPs) or peering links. Regional networks also exist to connect groups of access networks to global ISPs. Large Internet companies, such as Google and Microsoft, run their own content delivery networks to bypass connections and provide services and content closer to end systems.

The result is small number of well-connected large networks. These are 'Tier 1' commercial ISPs that offer national and international coverage, and private content delivery networks that connect data centres to the Internet to bypass Tier 1 and regional ISPs.

3.1.7 Packet Loss and Delays

When the arrival rate of packets at a router exceeds the output link capacity, the packets wait in a buffer queue for transmission. A packet is dropped (lost) if there is no available buffer space in the queue when it arrives. A lost packet may be retransmitted by the previous node, the end system source or not at all. Nodal delay d_{nodal} is the delay of packets at a node in a network.

$$d_{\text{nodal}} = d_{\text{proc}} + d_{\text{queue}} + d_{\text{trans}} + d_{\text{prop}}$$

- Nodal processing delay (d_{proc})
 - Time spent checking bit errors and determining output link
 - Typically less than a millisecond
- Queueing delay (d_{queue})
 - Time spent waiting at output link for transmission
 - Dependent upon congestion level at link/router
- Transmission delay (d_{trans})
 - Time spent placing packet onto output link
 - For a packet of length L bit and link of bandwidth R bit s^{-1} , $d_{\text{trans}} = \frac{L}{R}$ s
- Propagation delay (d_{prop})
 - Time spent travelling through output link to next node
 - For a link of length d m and a propagation speed through the link medium of s m s^{-1} , $d_{\text{prop}} = \frac{d}{s}$ s

Throughput is the rate at which bits are transferred between sender and receiver. Throughput can be measured as instantaneous throughput at a specific point in time or average throughput over a longer period of time. The average end-to-end throughput is determined by the link with the lowest capacity. A link on an end-to-end path that constrains the throughput is known as a 'bottleneck link'.

3.1.8 Protocols


Network protocols define a set of guidelines that allow network devices to communicate effectively. A protocol defines the sequence of messages that should be exchanged and the format of the data in the messages. Protocols are implemented by pairs of software modules in the sending and receiving systems.

A transport protocol transmits a message from a sender to a receiver. A process that wishes to send a message passes it to the transport protocol module. The software divides the message into packets, which are then transmitted using the network protocol. Inverse operations are performed by the receiver to reconstruct the message.

3.1.9 Protocol Layers and Encapsulation

Network software is arranged in a hierarchy of layers, in which each layer presents an interface to the layer above. Each layer accepts an item of data in a specified format from the layer above. It applies a transformation to the data in order to encapsulate it. The data is passed to the layer below. Layers communicate with those directly above and below through procedure calls. Every computer in a network must have these layers.

A complete set of protocol layers is known as a 'protocol suite' or 'protocol stack'. Each layer adds a header to the data before it is sent.



The structure of a packet frame.

3.1.10 Open Systems Interconnection (OSI) Model

The Open Systems Interconnection (OSI) model is a conceptual protocol stack model. Its layers from highest to lowest are

- application,
- presentation,
- session,
- transport,
- network,
- (data) link, and
- physical.

Data are passed down through the layers in the source end system and across the network via physical connections. Switches and routers use the data link and network layers to route the data through the network. When the data arrive at the end system, they are passed up through the layers and are reconstructed.

The layers of the OSI model.

<i>Layer</i>	<i>Description</i>	<i>Examples</i>
Application	Protocols that are designed to meet the communication requirements of specific applications, often defining the interface to a service.	HTTP, FTP, SMTP, CORBA IIOP
Presentation	Protocols at this level transmit data in a network representation that is independent of the representations used in individual computers, which may differ. Encryption is also performed in this layer, if required.	Secure Sockets (SSL), CORBA Data Rep.
Session	At this level reliability and adaptation are performed, such as detection of failures and automatic recovery.	
Transport	This is the lowest level at which messages (rather than packets) are handled. Messages are addressed to communication ports attached to processes. Protocols in this layer may be connection-oriented or connectionless.	TCP, UDP
Network	Transfers data packets between computers in a specific network. In a WAN or an internetwork this involves the generation of a route passing through routers. In a single LAN no routing is required.	IP, ATM virtual circuits
Data link	Responsible for transmission of packets between nodes that are directly connected by a physical link. In a WAN transmission is between pairs of routers or between routers and hosts. In a LAN it is between any pair of hosts.	Ethernet MAC, ATM cell transfer, PPP
Physical	The circuits and hardware that drive the network. It transmits sequences of binary data by analogue signalling, using amplitude or frequency modulation of electrical signals (on cable circuits), light signals (on fiber optic circuits) or other electromagnetic signals (on radio and microwave circuits).	Ethernet base-band signalling, ISDN

Protocol layering simplifies and generalises the software interfaces that access communication services. However, they reduce the performance of the network. A total of N protocol layers results in N control transfers for each message at an end system, and N copies of the data due to encapsulation. Thus, the data transfer rate may be much slower than the available network bandwidth.

The five-layer protocol stack used by the Internet differs from the seven-layer OSI model. Its layers from highest to lowest are

- application,
- transport,

- network,
- link, and
- physical.

The application, presentation and session layers of the OSI model are not clearly distinguished in the Internet protocol stack, and are instead all part of a single application layer. Applications are responsible for deciding how to handle these protocols. The session layer is integrated with the transport layer.

The contents in grey are not included in syllabus any more.

3.1.11 Large Messages and Message Consistency

An Ethernet frame can only hold 1500 B of data. Messages larger than this limit must be broken into packets. Message consistency and reliable data transfer are achieved by communicating via the Transmission Control Protocol (TCP). If there are errors in the packets, the receiver notifies the sender, and those packets are sent again. If the message is a single long packet, there may be issues due to poor connection.

Packets may not be received in the same order that they are sent. Each packet contains a sequence number so that they can be reordered correctly.

3.1.12 Ports and Addressing

The responsibility of the transport layer is to provide a network-independent message transfer service between pairs of network ports. The destination ports at a host computer are defined by software and are attached to processes. Port 25 is used for email.

The transport layer delivers messages to destinations specified by transport addresses. A transport address comprises a network address and a port number. In the Internet, every host system is assigned an Internet Protocol (IP) address that identifies it and the subnet to which it is connected.

3.1.13 Datagram Packet Delivery

In datagram packet delivery, it is the responsibility of the receiver to indicate if there is a problem with transmission. The network retains no information after it has been delivered. The sequence of packets may take different routes from host to destination, so they may arrive out of sequence. Datagrams contain the full network addresses of the source and destination. The network layer of the Internet uses datagram delivery.

A link-layer switch accesses the data link layer of a packet to determine the next link to which the packet must be sent. A router is a three-layer switch. It accesses the network layer of the packet in order to route the packet to the destination host.

3.2 Application Layer

3.2.1 Principles of Network Applications

Network applications run on different end systems and communicate over a network. For example, a browser communicates with web server software. There is no need to write network applications for network-core devices. Applications run only on end systems. This allows for rapid application development and propagation. Network applications can follow either client-server or peer-to-peer (P2P) architecture.

The Application Layer is the highest layer on the TCP/IP Stack. The protocols of this layer define communication for network applications. Example network applications:

- World Wide Web
- Email
- P2P File Sharing
- Remote Login
- Video Streaming
- VoIP
- Social Networking
- Search

A process is part of a program or application running within a host machine:

Within the same host, processes communicate using inter-process communication protocols defined by the operating system.

Within different hosts, processes communicate by exchanging messages on the network (i.e., by using network protocols). A client process is a process that initiates communication. A server process is a process that waits to be contacted. P2P applications use both client processes and server processes.

Client-Server Architecture

P2P applications use both client processes and server processes. In a client-server architecture, the server is an always-on host with a permanent IP address and data centres for scaling. Clients communicate with the server, and may have intermittent connections and dynamic IP addresses. Clients do not communicate with each other directly.

Peer-to-Peer (P2P) Architecture

In a peer-to-peer architecture, there is no always-on server. Arbitrary end systems communicate directly. Peers request and provide services from and to other peers. Such an architecture is self-scalable; new peers bring additional service capacity as well as additional service demands. Peers are intermittently connected and have dynamic IP addresses. This requires a complex management of connections.

Process Communication and Sockets

These are the process-to-network interface between the Application Layer and the Transport Layer. A process sends/receives messages to/from its socket, which communicates with the transport protocol.

A process sends and receives messages to or from its socket. A sending process relies on the transport infrastructure on the outside of its socket to deliver its message to the socket at the receiving process.

In order to receive messages, each process must have an identifier. Every host has a unique 32 bit IP address. The process identifier comprises the host IP address and the port number associated with the process on the host. Example port numbers include 25 for mail servers and 80 for HTTP servers.

Every host has a unique 32-bit IP address (e.g.: 194.80.24.5)

Every process uses a unique port number (e.g.: 80 for HTTP)

Socket Address = IP Address : Port Number (e.g.: 194.80.24.5:80)

3.2.2 Transport Services

Network applications require different transport services.

- Data integrity
 - Some apps, such as file transfer and online transactions, require reliable data transfer.
 - Other apps, such as audio streaming, can tolerate some loss.
- Timing
 - Some apps, such as Internet telephony and games, require low delay to be effective.
- Throughput
 - Some apps (e.g. videos) require a minimum amount of throughput
 - Other apps (e.g. email) make use of whatever they get
- Security
 - Some apps require encryption and other security services.

Transmission Control Protocol (TCP)

- Connection-oriented, reliable data transfer
- Flow and congestion control

The Transmission Control Protocol (TCP) provides reliable transport between sending and receiving processes; the data received is identical to the data sent. The protocol also provides flow control (so that the sender does not overwhelm the receiver) and congestion control (so that the sender is throttled when the network is overloaded). The protocol does not provide guarantees for timing, minimum throughput or security — these must be handled by the application layer. TCP is a connection-oriented protocol; a connection must be set up between the client and the server before communication can occur.

User Datagram Protocol (UDP)

- Connectionless,unreliable data transfer
- No flow or congestion controls

The User Datagram Protocol (UDP) provides unreliable data transfer between sending and receiving processes. It does not provide reliability, flow control, congestion control, timing, throughput, security or connection setup.

UDP exists both because it is a very simple protocol to use and because it allows a lot more data to be transferred across a network than TCP.

Data integrity is sacrificed for greater throughput.

This is useful for Internet telephony applications.

Application and transport protocols of common applications.

Application	Application-Layer Protocol	Underlying Transport Protocol
Electronic mail	SMTP [RFC 5321]	TCP
Remote terminal access	Telnet [RFC 854]	TCP
Web	HTTP [RFC 2616]	TCP
File transfer	FTP [RFC 959]	TCP
Streaming multimedia	HTTP (e.g., YouTube)	TCP
Internet telephony	SIP [RFC 3261], RTP [RFC 3550], or proprietary (e.g., Skype)	UDP or TCP

3.2.3 Hypertext Transfer Protocol (HTTP)

A web page consists of a base HTML file that may include several referenced objects, such as images, applets or media files. Each object is addressable by a Uniform Resource Locator (URL), which consists of a host name and a path.

The Hypertext Transfer Protocol (HTTP) is the application layer protocol of the web. The web uses a client-server architecture. A web browser is a client that requests, receives and displays web objects. The web server sends objects in response to requests.

HTTP uses the TCP protocol. HTTP itself is a stateless protocol. The server does not retain any information about past client requests.

Non-Persistent HTTP

1. The HTTP client initiates a TCP connection to the HTTP server at the requested host address on port 80.
2. The HTTP server accepts the connection and notifies the client.
3. The HTTP client sends an HTTP request message (containing a URL to the requested object) through its TCP socket.

4. The HTTP server receives the request message, forms a response message containing the requested object and sends it through its TCP socket.
5. The HTTP server waits until its message is received by the client, then closes the TCP connection.
6. The HTTP client receives the response message and displays the HTML file.
7. If object references are found in the HTML file, the above process is repeated for each object.

The round-trip time (RTT) is the time it takes for a small packet to travel from the client to the server and back again. The HTTP response time consists of one RTT to initiate the TCP connection, another RTT for the HTTP request to be sent and the HTTP response to start being received, and the file transmission time for the object being served.

$$\text{HTTP response time} = 2\text{RTT} + \text{file transmission time}$$

- 1 RTT to initiate TCP connection
- 1 RTT for HTTP request and first bytes of HTTP response to return
- File transmission time (FTT)

Persistent HTTP

The use of non-persistent HTTP leads to a number of issues. It takes two round-trips for each object and causes an OS overhead for each TCP connection. Browsers often open parallel TCP connections to fetch referenced objects.

In persistent HTTP, the server leaves the connection open after sending a response. Subsequent HTTP messages between the client and server are sent over an open connection. This allows the client to send a request as soon as it encounters a referenced object. This uses only one round-trip for each referenced object.


HTTP Request Message

HTTP messages are written in a human-readable ASCII format. A request message begins with a request line, which contains the HTTP method (GET, POST or HEAD, for example). The request line is followed by header lines. The end of the header is indicated by a carriage return and line feed (CRLF) at the start of a line.

HTTP Response Message

A response message begins with a status line, which contains the status code and status phrase. Possible status codes and phrases include

- 200 (OK) — request succeeded, requested object contained in this message,



General format of a HTTP request message.

```

Request Method      URL      Protocol      Carriage return
                  and line feed


Request line: GET /somedir/page.html HTTP/1.1 \r\n
Header Lines      Host: www.bham.ac.uk \r\n
(most optional)   Connection: close \r\n
                  User-agent: Mozilla/5 \r\n
Blank line:      \r\n
Optional message body
(e.g. form data) ...

```

http request message

- 300 (Moved Permanently) — requested object has moved to a new location specified in this message,
- 400 (Bad Request) — request message not understood by server,
- 404 (Not Found) — requested document not found on the server, and
- 505 (HTTP Version Not Supported).

The status line is followed by a header that ends with a CRLF at the start of a line. The requested data follows the header.



General format of a HTTP response message.

3.2.4 Simple Mail Transfer Protocol (SMTP)

Three major components to email:

- User Agents “Mail Readers” Used for composing/editing/reading email messages For example, Outlook, Thunderbird, iPhone mail app
- Mail Servers Where incoming/outgoing messages are stored Mailbox contains incoming messages for user Message queue of outgoing mail messages
- SMTP Simple Mail Transfer Protocol between mail servers to send email messages

A user agent (UA) is an email client that is responsible for composing, editing and reading messages. Incoming and outgoing messages are stored on a server.

A mail server contains mailboxes for each user that contain incoming messages and a message queue of outgoing messages. The Simple Mail Transfer protocol (SMTP) is used to send email messages between mail servers. A mail server takes on the role of client when it is sending emails, and the role of server when it is receiving emails.

SMTP uses TCP to reliably transfer emails directly from client to server at port 25. An email transfer consists of three phases: handshake, transfer and closure. SMTP uses a command and response interaction similar to that of HTTP. Commands and responses are written in ASCII text and responses contain status codes and phrases. SMTP commands include HELO, MAIL FROM, RCPT TO, DATA and QUIT.


SMTP uses persistent connections. It requires that messages are composed in 7 bit ASCII. The end of a message is indicated by a CRLF followed by a period and another CRLF. Whilst HTTP uses a “pull” interaction, SMTP uses a “push” interaction. In HTTP, each object is encapsulated in its own response message. In SMTP, multiple objects can be sent in multipart messages.

SMTP is the Application Layer protocol for sending email between mail servers

1. Architecture: Client-Server The “client” is the sending The “server” is the receiving
2. Default Port: 25
3. Transport Protocol: TCP

A Scenario

1. Alice uses her user agent to compose a message to bob@bham.ac.uk
2. Alice user agent sends a message to her mail server
3. Alice 's message is placed in mail queue
4. Client side of SMTP opens a TCP connection with Bob's mail server, and then sends Alice's message over the TCP connection
5. Bob's mail server places the message in his mailbox
6. Bob uses his user agent to read Alice's message



SMTP Scenario

- Three phases of transfer: Handshaking, Transfer of messages, Closure
- Command/Response interaction like HTTP
 - Commands: ASCII text
 - Response: Status code and phrase
- Uses persistent connections
- In HTTP, each object has its own response message
 - In SMTP, multiple objects are sent in multipart messages

3.2.5 Mail Access Protocols

Whilst SMTP is used for delivering and storing messages to the mail server of a receiver, a mail access protocol is used for retrieving messages from a server.

- POP3 (Post Office Protocol Version 3) — authorisation and download
- IMAP (Internet Mail Access Protocol) — more features, including manipulation of a stored message on a server, keeps user state across sessions

- HTTP (Hypertext Transfer Protocol) — For web email clients

POP3 uses an authorisation phase, in which client issues `user` and `pass` commands to declare a username and password, and a transaction phase, in which the client issues `list`, `retr`, `dele` and `quit` commands to list message numbers, retrieve a message by number, delete a message by number and quit the server.

POP3 download-and-delete mode deletes messages from the server once they are downloaded to the client. They cannot be downloaded again on another client. POP3 download-and-keep mode allows copies of messages on multiple clients. POP3 is stateless across sessions.

IMAP keeps all messages on the server and allows messages to be organised in folders. IMAP retains the user state across sessions. This includes the names of folders and the mappings of message identifiers to folder names.

3.2.6 Domain Name System (DNS)

Internet hosts and routers have 32 bit IP addresses used for addressing datagrams, and hostnames that are used by humans. A Domain Name System (DNS) is a distributed database that maps hostnames to IP addresses.

A DNS provides

- hostname to IP address translation,
- host aliasing (allows a host with a single canonical name to have multiple alias names), mail server aliasing
- load distribution (web servers are replicated such that many IP addresses correspond to one host name).


DNS is an application layer protocol used by hosts and name servers to communicate when resolving names. DNS servers are end systems that exist at the network edge. Lookup is performed as close as possible to the source host using a local DNS server.

A single centralised DNS does not exist as this would introduce a [single point of failure](#). It would also be impossible to implement as all Internet [traffic volume](#) would have to pass through a single server. There would be long delays for end systems far from the server, and performing [maintenance](#) on the server would cause all Internet services to stop.

The DNS Distibuted Hierarchical Database

DNS is implemented using a hierarchy of many name servers.

There are several root DNS servers worldwide. Each is actually a network of replicated servers. A top-level domain (TLD) server is responsible for `com`, `org`, `net`, `edu`, `gov` and all top-level country domains. An authoritative server is a DNS server owned by an organisation. It provides authoritative



A portion of the hierarchy of DNS servers.

hostname to IP mappings for the named hosts of the organisation. These can be maintained by the organisation itself or a service provider on its behalf.

Each ISP has its own local DNS server, which is also known as a 'default name server'. Local DNS servers do not strictly belong to the DNS hierarchy. When a host makes a DNS query, the query is sent to the local DNS server, which maintains a cache of recent name to address mappings (that may be out of date). It also acts as a proxy and forwards the query into the hierarchy if necessary.

DNS Resolution

With an iterative DNS query, if a contacted server does not know the mapping of a host name, it will respond with the name of server that might know. For example, a local DNS server may query the root DNS server, which may respond with the name of the TLD server. The local DNS server then queries the TLD server and receives the name of an authoritative server. When the local DNS server queries the authoritative server, it will return the address of the requested host.

With a recursive query, each contacted server resolves the name by querying the next server instead of returning a reference to it. This may not be desirable as it can place a heavy load on the upper levels of the DNS hierarchy.

1. Client queries Root DNS to find .com DNS
 2. Client queries .com DNS to find amazon.com DNS
 3. Client queries amazon.com DNS. and gets amazon.com's IP address
- Top-Level Domain (TLD) Servers
 - Responsible for com, org, net, edu, gov
 - Responsible for all top-level country domains: uk, fr, ca, jp, etc.
 - Different registry services responsible for different TLD Servers E.g.: Verisign responsible for com, Educase responsible for edu
 - Authoritative Domain Servers
 - Organization's own DNS server(s)
 - Provide authoritative hostname to IP mappings for organization's named hosts
 - Can be maintained internally by the organization or externally by a service provider

Local DNS Servers

- Each ISP (residential, company, university) has its own local DNS server
 - These do not strictly belong to the hierarchy
- When a host makes a DNS query, the query is sent to its local DNS server
- The local DNS server acts as a proxy, and forwards the query into the hierarchy
 - It also has a cache of recent name-to-address translation pairs
 - This may be out of date! Amazon changes its default IP every few hours

DNS Caching and Records

Once a name server learns a mapping, it stores that mapping in cache. Cache entries timeout after a period of time known as a 'time-to-live' (TTL). TLD mappings are typically cached in local DNS servers. This means that root servers are not visited often. A cached entry may be out of date. If a host changes its IP address, it may not be known Internet-wide until all of its cached mappings have expired.

DNS records are stored in the distributed database as resource records (RR), which consist of a name, value, type and TTL.


- Type A
 - Name is the host name
 - Value is the IP address
- Type CNAME
 - Name is an alias for a canonical name
 - Value is the canonical name
- Type NS
 - Name is a domain name
 - Value is the host name of the authoritative server for the domain
- Type MX
 - Value is the name of the mail server associated with the name

DNS Protocol Messages

DNS queries and replies follow the same format. The message header contains a 16 bit identification number for the query. The same number is used for a reply to that query. The flags state whether the message is a query or reply, whether recursion is desired, whether recursion is available and whether the reply is authoritative.

DNS Registration

When an organisation registers its host name `example.com` with a DNS registrar, the registrar inserts two RRs into the relevant TLD server. These are a type NS record for the name of the authoritative server of the organisation (`example.com`, `dns.example.com`, NS) and a type A record for the



The general format of a DNS query or response message.

IP address of the authoritative server (dns.example.com, 111.111.111.1, A). The authoritative server contains type A records for its subdomains and a type MX record for its mail server.

3.3 Transport Layer

3.3.1 Transport Layer Services and Protocols

The transport layer services provide logical communication between application processes running on different hosts. The protocols on this layer may provide transport services (such as congestion/flow control) or they may not. . . But they do not provide any speed, delay or bandwidth guarantees! Whilst the network layer provides logical communication between hosts, the transport layer provides logical communication between processes. It therefore relies on and enhances the network layer services. Transport protocols run on network edge devices (hosts/end-systems)

- Sender:
 - Gets message (arbitrary size) from the Application Layer (via socket) ,breaks it into logical segments (specific size) , passes it on to the Network Layer
- Receiver:
 - Gets segments from the Network Layer,reassembles them into a message,passes it on to the Application Layer (via socket)

The Internet uses TCP and UDP transport protocols.

TCP provides reliable ordered delivery with congestion control, flow control and connection setup. connection oriented protocol. UDP provides unreliable unordered delivery. It is a “best-effort” extension of IP, meaning that it provides no guarantee of delay or bandwidth; delay and packet loss are dependent upon traffic in the network.

3.3.2 Multiplexing and Demultiplexing

- Multiplexing (sender) allows multiple data streams from different applications on a single host sharing the same network connection to reach their intended processes. Each stream is split into transport layer segments. At this point:
 - A transport header is added to each segment.
 - The header includes the source and destination port numbers, which are essential for proper delivery at the receiver.
- Demultiplexing (receiver) When IP datagrams arrive, each contains:
 - A source IP address and a destination IP address.
 - A transport layer segment with source and destination port numbers.

The receiving host uses this information to determine which socket the segment belongs to. The correct segment is then passed to the corresponding application process, where the original data is reassembled.

In demultiplexing, the host uses port numbers (and IP addresses) to direct TCP/UDP segments to the appropriate socket

- UDP is connectionless
 - UDP sockets have the form dest ip, dest port
 - When a host receives a UDP segment (sometimes called a datagram), it checks the destination port and directs the segment to the socket with that port
 - Segments with the same destination port will be directed to the same destination socket, even if they are from different sources
- Meanwhile, TCP is connection-oriented
 - TCP sockets: source ip, source port, dest ip, dest port
 - Servers will therefore have a different socket for each connection
 - Segments are therefore sent to sockets that depend on both source and destination – i.e. they depend on the overall connection

Connectionless Demultiplexing

When a UDP socket is created, a host-local port is assigned to it. When a datagram is created to send to a UDP socket, the destination IP address and port number must be specified. When a host receives a UDP segment, it directs the segment to the socket with the given destination port number. IP datagrams with the same destination port number will be directed to the same destination socket regardless of the source IP address or port number.

Connection-Oriented Demultiplexing

A TCP socket is identified by a tuple of the source IP address, source port number, destination IP address and destination port number. The demultiplexer uses all four values to direct the segment to the appropriate socket. The server may support many simultaneous TCP sockets each identified

by its own tuple. Web servers have a different socket for each connecting client. Non-persistent HTTP web servers have a different socket for each request.

3.3.3 User Datagram Protocol (UDP)

UDP is connectionless; there is no handshaking between a UDP sender and receiver, and each UDP segment is handled independently. UDP segments may be lost or delivered out of order. UDP is used in multimedia streaming applications, which are loss-tolerant and rate-sensitive, and DNS. Reliable transfer over UDP can be achieved by adding reliability functionality at the application layer, but this requires application-specific error recovery. This is used in the Quick UDP Internet Connections (QUIC) protocol.

The underlying transport protocols of common Internet applications.

Application	Application-Layer Protocol	Underlying Transport Protocol
Electronic mail	SMTP	TCP
Remote terminal access	Telnet	TCP
Web	HTTP	TCP
File transfer	FTP	TCP
Remote file server	NFS	Typically UDP
Streaming multimedia	typically proprietary	UDP or TCP
Internet telephony	typically proprietary	UDP or TCP
Network management	SNMP	Typically UDP
Routing protocol	RIP	Typically UDP
Name translation	DNS	Typically UDP

There are benefits to using UDP as a transport protocol:


- No connection establishment (which can add delay)
- Simplicity: no connection state at sender or receiver
- Smaller header size than TCP (only 8 bytes!)
- No congestion control, so UDP can send data as fast as it wants

A UDP segment contains the source port number, destination port number, length of the UDP segment (including the header) in bytes, a checksum and the application data message. UDP exists because it is simple.

UDP Checksum

A checksum exists to detect errors such as flipped bits in a transmitted segment. The sender treats segment contents, including header fields, as a sequence of 16 bit integers. It calculates a checksum as the one's complement of the sum of the segment contents. The checksum is placed in the checksum field of the UDP segment.

The receiver computes the checksum of the received segment. If the computed checksum is equal to the checksum field value, no error has been detected. If the checksums are not equal, an error



UDP Datagram

has been detected. Even though the checksums may be equal, it does not necessarily mean that there is no error.

This checksum is not foolproof: there can still be errors nonetheless. . .

Given two 16 bit integers 11110011001100110_2 and 1101010101010101_2 , their sum is the 17 bit integer 11011101110111011_2 . The overflow bit is removed from the sum and added to it as the least significant bit. The sum of 1_2 and 1011101110111011_2 is 1011101110111100_2 . The one's complement (inverse) of this sum is 0100010001000011_2 . This is the checksum for the two integers.

3.3.4 Principles of Reliable Data Transfer

Although the service provided by a reliable transfer protocol may be that of transfer through a reliable channel, it may actually be implemented through an unreliable network layer channel.

Reliable Data Transfer over a Perfectly Reliable Channel (RDT1.0)

If the underlying channel is perfectly reliable, i.e. there are no bit errors or loss of packets, reliable data transfer (RDT) can be accomplished by the sender transferring the data into packets to send through the unreliable channel. At the receiver, the packets are extracted into a message that is delivered to the application layer.

Reliable Data Transfer over a Channel With Bit Errors (RDT2.0)

If an underlying channel may flip bits in a packet, a checksum can be used to check bits. Acknowledgements (ACKs) are sent from the receiver to the sender to indicate that the packet was received

correctly. Negative acknowledgements (NAKs) indicate that the received packet contained errors. The sender retransmits the packet if it receives a NAK.

Reliable Data Transfer With Corrupted Acknowledgements (RDT2.1)

The flaw with RDT2.0 is that an ACK or NAK may itself be corrupted. If the sender simply retransmits the packet when it receives a corrupted ACK/NAK, duplicate packets may be delivered. Duplicates can be handled by adding a sequence number to each packet before it is sent. The receiver discards a duplicate packet (one with a sequence number that has already been received).

This is a stop-and-wait implementation. The sender sends a packet then waits for a response. Thus, only two sequence numbers are required. This implementation requires the sender to check whether acknowledgements are corrupted, and the receiver to check whether a received packet is a duplicate. Both the sender and receiver must manage twice as many states as they must remember whether a packet should have a sequence number of 0 or 1.

Reliable Data Transfer Without Negative Acknowledgements (RDT2.2)

This achieves the same functionality as RDT2.1 using only ACKs. The receiver responds with an ACK containing the sequence number of the last correctly received packet. If the sender receives a duplicate ACK, it retransmits the current packet.

Reliable Data Transfer Over a Channel with Errors and Losses (RDT3.0)

Assuming the underlying channel can also lose data packets, both data and ACKs can be dropped, the use of checksums, sequence numbers, acknowledgements and retransmissions is not sufficient. The sender must wait a reasonable amount of time for an ACK. If no ACK is received in this time, the current packet is retransmitted. If the ACK was delayed or lost, the retransmitted packet will be a duplicate. This is already handled by sequence numbers. This implementation requires the added complexity of a countdown timer.

Although RDT3.0 works correctly, it has poor performance. For a 1 Gbit s^{-1} link with a 15 ms propagation delay, an 8000 bit packet will have a transmission delay of $d_{\text{trans}} = \frac{L}{R} = \frac{8000}{10^9} = 8 \times 10^{-6} \text{ s}$, and a sender utilisation of $U_{\text{sender}} = \frac{\frac{L}{R}}{\text{RTT} + \frac{L}{R}} = \frac{8 \times 10^{-6}}{2 \times 15 \times 10^{-3} + 8 \times 10^{-6}} = 0.00027$.

This protocol limits the use of physical resources. A solution is to use pipelined protocols. A sender allows multiple “in-flight” yet to be acknowledged packets. This requires the range of sequence numbers used to be increased. The sender and receiver must have a buffer.


- RDT 2.0 = RDT 1.0 + ACKs + NAKs
- RDT 2.1 = RDT 2.0 + Sequence Numbers + Stop and Wait
- RDT 2.2 = RDT 2.1 – NAKs
- RDT 3.0 = RDT 2.2 + Countdown Timer

RDT in Practice

- On the Network Layer, the IP protocol is an inherently unreliable, best-effort service
- On the Transport Layer, RDT 3.0 is assured by the TCP protocol
 - Pipelining
 - Cumulative ACKs (one ACK for several messages)
 - Single retransmission timeout (timer is reset each time a new one is set)
 - Retransmissions triggered by timeout and duplicate ACKs
- The QUIC (Transport Layer, 2012) and HTTP/2 (Application Layer, 2015) can be used hand-in-hand to add RDT support to UDP

3.3.5 Transmission Control Protocol (TCP)

TCP provides point-to-point communication with one sender and one receiver. It is a reliable protocol that sends an ordered byte stream. TCP is pipelined with congestion and flow control to set the window size of available sequence numbers. It allows full duplex data flow (bidirectional data flow in a single connection) and sets a maximum segment size (MSS). It is connection-oriented — handshaking initialises the sender and receiver states before data exchange.



The structure of a TCP segment.

The sequence number of a TCP segment is the index of the first byte of data it contains. The acknowledgement number of a TCP segment is the sequence number of the next segment expected from the other host. This is known as 'cumulative acknowledgement'. The TCP specification does not state how out-of-order segments must be handled. This is decided by the implementation. Typically, out-of-order segments are kept.

TCP Round-Trip Time and Timeout

The TCP timeout interval should be longer than the RTT. However, the RTT varies. A timeout interval that is too short results in premature timeout and unnecessary retransmissions. A timeout value that is too long will result in a slow reaction to segment loss.

RTT can be estimated using a sample RTT. This is the measured time between segment transmission and acknowledgement receipt, ignoring retransmissions. Since the sample RTT will vary, an exponential weighted moving average is used.

$$\text{estimated RTT} = (1 - \alpha) \times \text{estimated RTT} + \alpha \times \text{sample RTT}$$

The influence of past samples decreases exponentially. A typical value for the coefficient α is 0.125.

The timeout interval can be calculated as the sum of the estimated RTT and a safety margin. A large variation in the estimated RTT should result in a larger safety margin. Deviation of the sample RTT from the estimated RTT can be approximated.

$$\text{deviation} \approx (1 - \beta) \times \text{deviation} + \beta \times |\text{sample RTT} - \text{estimated RTT}|$$

A typical value for the coefficient β is 0.25.

$$\text{timeout} = \text{estimated RTT} + 4 \times \text{deviation}$$




TCP Retransmission Scenarios

TCP creates a reliable data transfer service over the unreliable best-effort service of IP using pipelined segments, cumulative ACKs and a single retransmission timer. Retransmissions are triggered by timeout events and duplicate ACKs.

1. Create segment with sequence number — sequence number is byte stream number of first data byte in segment
2. Start timer if not already running — timer corresponds to oldest unacknowledged segment
3. On timeout, retransmit the segment and restart the timer
4. On acknowledgement, update which segments are known to be acknowledged and start timer if there remain unacknowledged segments

TCP Fast Retransmit


Since the timeout period is relatively long, there may be a long delay before resending a lost packet. Lost packets can be detected via duplicate ACKs. If a segment is lost, there will likely be many duplicate ACKs. If a sender receives three ACKs for the same data (“triple duplicate ACKs”), the unacknowledged segment with the smallest sequence number is resent. Since the next few responses will likely indicate that the unacknowledged segment was lost, there is no need to wait for the timeout.

**Lost ACK Scenario****Time-out Scenario;
Seg#100 not retransmitted****Cumulative ACK**

TCP retransmission scenarios.

TCP acknowledgement generation.


Event at Receiver	TCP Receiver Action
Arrival of in-order segment with expected seq #. All data up to expected seq # already ACKed	Delayed ACK. Wait up to 500ms for next segment. If no next segment, send ACK
Arrival of in-order segment with expected seq #. One other segment has ACK pending	Immediately send single cumulative ACK, ACKing both in-order segments
Arrival of out-of-order segment higher-than-expected seq. # . Gap detected	Immediately send duplicate ACK , indicating seq. # of next expected byte
Arrival of segment that partially or completely fills gap	Immediate send ACK, provided that segment starts at lower end of gap



Retransmission Timeout


TCP Connection Management

Before exchanging data, the sender and receiver exchange a 'handshake' through which they agree to establish a connection and agree on connection parameters. TCP uses a 3-Way Handshake for establishing the connection, and a 4-Way Handshake for closing the connection.



The TCP three-way handshake.

When a TCP connection is closed, the client and server both close their side of the connection by sending a TCP segment with a FIN bit of 1. When a host receives a FIN message, it replies with an ACK. When the host is ready to close the connection it sends another FIN message and receives an ACK. The TCP connection is now closed. Simultaneous FIN exchanges can be handled.



Closing a TCP connection.

TCP Flow Control

The receiver controls the sender so that the sender does not overflow the buffer of the receiver by transmitting too much data too quickly. The receiver advertises its free buffer space by including a

receive window size in the TCP header of receiver-to-sender segments. The receive buffer size is set via socket options. Many operating systems automatically adjust the receive buffer.

The receiver sets the receive window size to the difference between receive buffer size and the difference between the number of bytes received and the number of bytes read. The sender ensures that the difference between the last byte sent and the last byte acknowledged is less than or equal to the receive window size. This ensures that the sender only sends an amount of data that can be handled by the receiver.

- The receiver alters the window size of the pipeline
 - By changing the `window_size/rwnd` parameter in the TCP header
- This parameter is changed based on how much buffer space is free
- The window size is the amount of unACK'd ("in-flight") data that the sender is allowed to send
 - Decreasing the window size therefore limits the amount of incoming data

$$\text{receive window} = \text{receive buffer} - (\text{last byte received} - \text{last byte read})$$

$$\text{last byte sent} - \text{last byte acknowledged} \leq \text{receive window}$$

3.4 Network Layer

3.4.1 Forwarding and Routing

The Network Layer provides the host-to-host communication service for the Internet. The key protocol on this layer is the Internet Protocol (IP).

The Network Layer provides a 'Best Effort' service.

There are therefore no guarantees: no speed, delay or bandwidth guarantees; nor any in-order delivery guarantee and not even any guarantee of delivery itself!

On the sending side, it encapsulates segments into datagrams. On the receiving side, it delivers segments to the transport layer. Network layer protocols exist in every host and router. A router examines the header fields of all IP datagrams passing through it.

~~Channels for transporting datagrams can have different service models. Services for individual datagrams include guaranteed delivery or guaranteed delivery with less than a specified delay. Services for a flow of datagrams include ordered delivery, guaranteed minimum bandwidth and restrictions on changes in packet spacing.~~

The network layer (router) performs forwarding and routing.

- Forwarding is the movement of packets from the router input to the appropriate router output. A forwarding table determines local forwarding within a router.

- Like the process of planning a road trip from source to destination which includes many interchanges/junctions
- Routing is the determination of the route taken by packets from their source to their destination. A routing algorithm determines the end-to-end path through the network.
 - Like the process of going through an interchange/junction and choosing an appropriate exit lane

Before datagrams can flow, the end hosts and intermediate routers establish a virtual connection.

3.4.2 Router Architecture

- Input Port – Forwarding
 - Using the IP packet header's destination IP address...
 - ...and the Forwarding Table in the input port's memory...
 - ...lookup the appropriate router output port
- Input Port - Queueing
 - Goal: Complete input port processing as fast as packets arrives (at 'line speed')
 - But if packets arrive faster than the forwarding rate, they will queue in the input port buffer.
- Switching Fabrics
 - Transfer packets from the input buffers to the appropriate output buffer
 - Various different architectures, with different advantages and disadvantages
- Switching Rate: The rate at which packets can be transferred from inputs to outputs
 - Often measured in terms of the line rate
 - For n inputs, a switching rate of n times the line rate is desirable.
- Output Port – Queueing
 - But if packets arrive faster than the transmission rate, they will queue in the output port buffer.
 - A scheduling discipline chooses among the queued datagrams whom is next for transmission.
- Output Port – Packet Loss
 - As we have previously discussed, queueing/buffers lead to packet loss
 - This can happen in both the output buffer and the input buffer (i.e. if the input buffer fills up because the switching fabric is slower than the input ports)

The input port of a router consists of a physical layer that receives the data stream from the network and a data link layer that strips the Ethernet header and forwards the remaining IP datagram to the network layer. Within the network layer, the input port acts as a decentralised switch by performing lookup, forwarding and queueing. The output port corresponding to the datagram destination is obtained from the local forwarding table. The goal is to complete input port processing at 'line speed' (the input link speed). If datagrams arrive at a faster rate than the forwarding rate into the switch fabric, queueing occurs.

As there are billions of IP addresses, the forwarding table maps ranges of addresses (aggregate table entries) to output ports. The corresponding table entry for a given address is the one with the longest matching address prefix. Packets are transferred from the input buffer to the appropriate output buffer via a switching fabric. The switching rate is the rate at which packets can be transferred from input to output and is often expressed as a multiple of the input or output line rate. For N inputs, a switching rate of no more than N times the line rate is desirable.

Input port queuing can occur when the fabric is slower than the input ports combined. Packets may be lost due to buffer overflow. Head-of-line (HOL) blocking occurs when a datagram at the head of a queue prevents other datagrams from moving forward.

Longest Prefix Matching

When looking up a forwarding table entry for a given IP destination address, we use Longest Prefix Matching

○ e.g. IP destination = 11001000.00010111.00011000.00101000

<i>Destination IP Address</i>	<i>Output Port #</i>
11001000.00010111.00010000.00000000	2
11001000.00010111.00011000.00000000	<u>3</u>
11001000.00010111.00011001.00000000	2
otherwise	1

Figure 3.2. Longest Prefix Matching

3.4.3 Router Switching Fabrics

The three types of switching fabric are

1. memory,
2. bus, and
3. crossbar.

Memory Switching Fabric

Memory switching fabrics were used by early routers and traditional computers with switching under direct control of the CPU. The packet is copied to system memory and then to the output. Speed is limited by memory bandwidth and two bus crossings are required for each datagram.




Figure 3.3. The three types of switching fabric.

Bus Switching Fabric

Bus switching fabrics are used in routers for access and enterprise networks. A datagram is transferred from input port memory to output port memory via a shared bus without intervention by the routing processor. The input port prepends a switch-internal label (header) and transmits the packet onto the bus. Header matching occurs at the output ports to ensure only the relevant port receives the packet. Switching speed is limited by bus bandwidth. This may lead to bus contention.

Crossbar Switching Fabric

Crossbar switching fabrics are used in high-bandwidth interconnection network routers. To overcome bus bandwidth limitations, a crossbar with m inputs and n outputs requires $m + n$ buses. Crossbars support the forwarding of multiple packets in parallel since a crossbar switch is non-blocking. Crossbars require an advanced design that allows datagrams to be fragmented into cells of fixed length that are transmitted through multiple switching fabrics.


3.4.4 Router Output Ports

Buffering is required when datagrams arrive from the switching fabric faster than the transmission rate. A scheduling discipline chooses among the queued datagrams for transmission. Datagrams (packets) can be lost due to congestion and a lack of buffers.


An old recommendation was that average buffering should be equal to the product of the typical RTT and the link capacity C . However, an updated recommendation is that the average buffering should be equal to the quotient of that value and the square root of the number N of TCP flows.

$$\frac{\text{RTT} \times C}{\sqrt{N}}$$

3.4.5 IP Datagram Fragmentation



Host and router network layer functions.



The IP datagram format.

The header of an IP datagram is 20 B long. The total overhead is the sum of 20 B of IP header, 20 B of TCP header and the application layer overhead.


Network links have a maximum transmission unit (MTU). This is the largest possible link-level frame. Different types of link along a path may have different MTUs. A large datagram is fragmented within a network and reassembled at its destination. IP header bits are used to identify and order related fragments.

IP datagrams contain fields for their length, ID, fragmentation flag and offset. The fragments of an IP datagram have their fragmentation flags set to 1, except for the final fragment, which has a fragmentation flag of 0. The offset of a fragment is the quotient of the size of the data (the difference between the MTU size and the header size of 20 B) and the number 8.

Example:

◆ 4000 byte datagram

◆ MTU = 1500 bytes



IP datagram fragmentation.

3.4.6 IP Addressing

An IP address is a 32 bit identifier for the host and router interface. More specifically, they identify each individual host or router interface

An interface is a connection between the host or router and the physical link. A router typically has multiple interfaces. A host can have multiple interfaces for different connection devices, such as Ethernet and wireless. Each interface has its own IP address.

An IP address consists of a high-order subnet portion and a low-order host portion. A subnet is a group of interfaces with the same subnet portion of their IP addresses. Hosts in a subnet can communicate without intervention by the router.

Classless Interdomain Routing (CIDR)

Classless Interdomain Routing (CIDR) produces addresses of the format a.b.c.d/x, where x is the number of bits in the subnet portion of the address. This allows the subnet portion of the address to be an arbitrary length.

in the subnet part of the address

- Remember: 32 bits in total!
- So, host part has 32 - x bits

223.1.3.2
 subnet part host part

A host can be given a fixed IP address by the system admin, or a dynamic IP address from a DHCP server.

3.4.7 Dynamic Host Configuration Protocol (DHCP)

The goal of the Dynamic Host Configuration Protocol (DHCP) is to allow a host to dynamically obtain its IP address from the network server when it joins. A host can renew its lease on the address in use, or the address can be reused for a different host that connects.

- The host broadcasts a DHCP discover message (optional).
- The DHCP server responds with a DHCP offer message (optional).
- The host requests an IP address with a DHCP request message.
- The DHCP server sends the address in a DHCP acknowledge message.

A DHCP server can also return the address of the first-hop router for the client, the name and IP address of the DNS server, and the network mask, which indicates the subnet and host portions of the address.



The subnet portion of an IP address is allocated as a portion of the address space of its ISP. ISPs are allocated address spaces by the Internet Corporation for Assigned Names and Numbers (ICANN), which also manages DNS and assigns domain names.

3.4.8 Network Address Translation (NAT)

Network Address Translation (NAT) ensures that all datagrams leaving a local network have the same single source NAT IP address, but different source port numbers. This allows a local network to use just one IP address as an interface to the Internet and to change its ISP without having to change the addresses of its local hosts. Additionally, IP addresses can be changed within the local network without affecting their addresses to the rest of the Internet, and devices within the local network are not explicitly addressable or visible to the outside world. Only one address is needed from the ISP for all hosts in the network.

A NAT router must replace the source IP address of every outgoing datagram with the NAT IP address and a new port number, store every translation pair in a NAT translation table, and replace the NAT IP address and port number of every incoming datagram with the corresponding source IP address and port number.



- As far as the outside world is concerned, all the hosts in a single local network use the same IP Address
 - So only one IP Address is needed from the ISP for all devices on the network
 - Local network devices can have their IP Addresses changed by the router without notifying the outside world
 - And we can even change ISPs without changing the addresses of devices in the local network



NAT

- Due to NAT, devices inside a local network are not explicitly addressable or even visible to the outside world – a security plus

NAT uses a 16 bit port number to allow many simultaneous connections with a single IP address. NAT is controversial since a router should only process up to the network layer. This violation of the end-to-end agreement must be taken into account by application designers. The address shortage could instead be solved by using IPv6 addresses.



3.4.9 Network Layer Routing Algorithms

A graph $G(N, E)$ comprises a set of routers N and a set of links E between those routers. The cost of a link between routers x and y is expressed as $c(x, y)$. The cost of a link could always be 1, or could be inversely related to bandwidth or congestion. A routing algorithm finds the least-cost path between two routers.

3.4.10 Classification of Routing Algorithms

A routing algorithm in which topology and link cost information is shared globally between all routers is known as a 'link-state' algorithm. A decentralised routing algorithm in which a router knows only the link costs to its neighbours and communicates information only with its neighbours is known as a 'distance-vector' algorithm.

A routing algorithm in which routes change slowly over time is a static algorithm, whereas an algorithm in which routes change quickly with periodic updates and responses to link cost changes is a dynamic algorithm.

3.4.11 Link-State Routing (Dijkstra's Algorithm)

Dijkstra's algorithm is a link-state routing algorithm in which the network topology and link costs are known to all nodes. This is accomplished via link-state broadcast. All nodes have the same information. The least-cost paths from the source node to all other nodes is computed to provide a forwarding table for that node. The algorithm is iterative; after k iterations, the least-cost paths to k destinations are known.


- $c(x, y)$ — link cost from node x to node y , infinite cost if not direct neighbours
- $D(v)$ — current cost of path from source to node v
- $p(v)$ — predecessor of node v along path from source to node v
- N' — set of nodes whose least-cost paths are definitively known

1. Add source node u to N'
2. For all nodes v , if v is adjacent to u , set $D(v) = c(u, v)$, else set $D(v) = \infty$
3. Find the node w not in N' with the least $D(w)$
4. Add node w to N'
5. Update $D(v)$ for all nodes v adjacent to w and not in N' such that $D(v) = \min(D(v), D(w) + c(w, v))$
6. Repeat from step 3 until all nodes are in N'

Step	N'	$D(v)$ $p(v)$	$D(w)$ $p(w)$	$D(x)$ $p(x)$	$D(y)$ $p(y)$	$D(z)$ $p(z)$
0	u	7, u	3, u	5, u	∞	∞
1	uw	6, w		5, u	11, w	∞
2	uwx	6, w			11, w	14, x
3	$uwxv$				10, v	14, x
4	$uwxvy$					12, y
5	$uwxvyz$					

Notes:

- ◆ construct shortest path tree by tracing predecessor nodes
- ◆ ties can exist (can be broken arbitrarily)



Example of Dijkstra's algorithm.

Each iteration requires all nodes not in N' to be checked. This is $n(n+1)$ comparisons. Thus, the algorithm has complexity class $O(n^2)$, although more efficient implementations are possible.

In a network in which link cost is determined by traffic, Dijkstra's algorithm can result in oscillations. If all routers simultaneously direct all traffic along the least-cost paths, those paths will become the greatest-cost paths. The routers would then direct traffic along the next least-cost paths, continuing the cycle.

To solve this problem, routers could employ the algorithm at different times rather than simultaneously. However, routers will tend to synchronise over time. A better solution is not to base link cost solely on network traffic.

3.4.12 Distance-Vector Routing (Bellman-Ford Algorithm)

Distance-vector routing can be employed using the Bellman-Ford equation. The cost of the least-cost path from node x to node y is the minimum, taken over all neighbours v of x , of the sum of the cost to neighbour v and the cost from neighbour v to destination y .

$$d_x(y) = \min_v (c(x, v) + d_v(y))$$

$d_v(y)$: cost from neighbor v to destination y

$c(x, v)$: cost to neighbor v

$\min_v()$: min taken over all neighbors v of x

The node achieving the minimum is the next hop in the shortest path used in the forwarding table.

The function $D_x(y)$ is an estimate of the least cost from x to y . Node x knows the cost to each neighbour v and maintains its distance vector $\mathbf{D}_x = D_x(y)$ for all y in N . It maintains a copy of the distance vectors of its neighbours. For each neighbour v , x maintains a distance vector $\mathbf{D}_v = D_v(y)$.

Periodically, each node sends its own distance vector estimate to its neighbours. When a node x receives a new estimate from its neighbour, it updates its own distance vector using the Bellman-Ford equation. Under natural conditions, the estimate $D_x(y)$ converges to the actual least cost $d_x(y)$.

The distance-vector algorithm is iterative and asynchronous. Each local iteration is caused by a local link cost change or a distance-vector update message from one of its neighbours. The node updates its routing info and recalculates its distance vector. It notifies its neighbours only when its distance-vector changes.

One drawback of the distance-vector algorithm is that an increase in link cost does not trigger a notification message. The network continues to operate as if cost had not increased.

Message Complexity

- ◆ **LS:** with N nodes, E links, O(NE) messages sent
- ◆ **DV:** exchange between neighbours only
 - convergence time varies

Speed of Convergence

- ◆ **LS:** O(N²) algorithm requires O(NE) messages
 - may have oscillations
- ◆ **DV:** convergence time varies
 - may be routing loops
 - count-to-infinity problem

Robustness: what happens if router malfunctions?

LS:

- node can advertise incorrect **link** cost
- each node computes only its own table


DV:

- DV node can advertise incorrect **path** cost
 - ▶ each node's table used by others
 - ▶ **error propagate through the network**



Comparison of link-state and distance-vector algorithms.

3.4.13 Bellman-Ford – Example




$$d_x(z) = \min_v(c(x, v) + d_v(y))$$

Clearly, $d_v(z) = 5$, $d_x(z) = 3$, $d_w(z) = 3$

B-F equation gives:

$$d_u(z) = \min(c(u, v) + d_v(z), c(u, x) + d_x(z), c(u, w) + d_w(z)) = \min(2 + 5, 1 + 3, 5 + 3) = 4$$



Multiple gateways and hot-potato routing.

3.4.14 Hierarchical Routing

In reality, not all routers are identical and there are millions of destination address that cannot all be stored in routing tables. The exchange of so many routing tables would significantly harm the performance of the Internet. Additionally, the administrators of each network in the Internet may want to control routing within their own network.

Routers are aggregated into regions known as autonomous systems (AS). Routers within the same AS run the same routing protocol. This is known as the 'intra-AS' routing protocol. Routers in different autonomous systems can run different intra-AS routing protocols. A gateway router is a router at the edge of its AS that has a link to another AS.

The forwarding table of a router is configured by both intra-AS and inter-AS routing protocols. Entries for internal destinations are set by the intra-AS protocol. Entries for external destinations are set by both the intra-AS and inter-AS protocols.

It is the job of the inter-AS protocol to learn which destinations are reachable through each gateway router, and to propagate this information within its AS. If an external destination is reachable through more than one gateway, the inter-AS protocol may use "hot-potato routing" to send the packet to the closest gateway.

Chapter 4

Quiz and Practice

4.1 Exercise-1

Topic 1: Data Representation

4.1.1 Q#1: We have discussed Binary, Denary (aka Decimal), and Hexadecimal number systems in class. Complete the following table, doing the necessary conversions (without using a calculator and with a little-bit of self learning using the notes given below).

Decimal	Binary	Octal	Hexadecimal
175	10101111	257	AF
204	11001100	314	CC
503	111110111	767	1F7
3995	111110011011	7633	F9B

Notes: The **octal number system** is a base-8 numeral system that uses digits from 0 to 7. It is commonly used in computing as a more compact way to represent binary numbers, with each octal digit corresponding to a group of three binary digits. Octal is less commonly used today but was historically useful in systems like UNIX file permissions and in early computing architectures. For example, the binary number 110010 can be grouped as 110 010 and represented as 62 in octal. For more details, please read Chapter #2, Section 2.2.4 of Forouzan.

4.1.2 Q#2: In a positional number system with base b , the largest integer number that can be represented using k digits is $b^k - 1$. Find the largest number in each of the following systems with six digits.

- (a) Binary $2^6 - 1 = 63$
- (b) Decimal $10^6 - 1 = 999999$
- (c) Hexadecimal $16^6 - 1 = 16777215$
- (d) Octal $8^6 - 1 = 262143$

4.1.3 Q#3:

Without converting, find the minimum number of digits needed in the destination system for each of the following cases:

- a) Five-digit decimal number converted to binary
 - b) Four-digit decimal converted to octal
 - c) Seven-digit decimal converted to hexadecimal
-
- a) A five-digit decimal number can range between 00000-99999. We will consider 99999 as an example value to be represented in binary. Taking $\log_2(99999) = \log_{10}(99999) / \log_{10}(2) = 16.61 = 17$ bits.
 - b) A four-digit decimal number can range between 0000-9999. We will consider 9999 as an example value to be represented in octal. Taking $\log_8(9999) = \log_{10}(9999) / \log_{10}(8) = 4.43 = 5$ digits.
 - c) A seven-digit decimal number can range between 0000000-9999999. We will consider 9999999 as an example value to be represented in hexadecimal. Taking $\log_{16}(9999999) = \log_{10}(9999999) / \log_{10}(16) = 5.81 = 6$ digits.

4.1.4 Q#4: A company has decided to assign a unique bit pattern to each employee. If the company has 900 employees, what is the minimum number of bits needed to create this system of representation? How many patterns are unassigned? If the company hires another 300 employees, should it increase the number of bits? Explain your answer.

For 900 employees, the minimum number of bits needed will be: $\log_2(900) = 9.81 = 10$ bits. Using 10 bits, we can represent $2^{10} = 1024$ different patterns. Assuming we don't use the first pattern (0000000000) (as it doesn't look good to call someone as employee zero!) and start with (0000000001), we will still have $1023 - 900 = 123$ available patterns. If the company hires 300 more employees, they will require $\log_2(1200) = 10.23 = 11$ bits, hence they will need to increase the pattern size by 1 more bit.

4.1.5 Q#5: An audio signal is sampled 8000 times per second. Each sample is represented by 256 different levels. How many bits per second are needed to represent this signal?

For each sample, we have 256 different levels, therefore, we need $\log_2(256) = 8$ bits / sample. Sampling rate is 8000 times/second, therefore, we need $8000 * 8 = 64000$ bits/second = 64kbps.

Q#6: Show the results of the following operations (in 8 bits)

- a) NOT $[(37)_{16} \text{ OR } (65)_{16}]$
 $= \text{NOT } [(00110111)_2 \text{ OR } (01100101)_2]$
 $= \text{NOT } (01110111)_2 = (10001000)_2$
- b) $[(99)_{16} \text{ AND } (33)_{16}] \text{ OR } [(00)_{16} \text{ AND } (FF)_{16}]$
 $= [(10011001)_2 \text{ AND } (00110011)_2] \text{ OR } [(00000000)_2 \text{ AND } (11111111)_2]$
 $= (00010001)_2 \text{ OR } (00000000)_2 = (00010001)_2$
- c) $[(99)_{16} \text{ XOR } (33)_{16}] \text{ AND } [(00)_{16} \text{ OR } (FF)_{16}]$
 $= [(10011001)_2 \text{ XOR } (00110011)_2] \text{ AND } [(00000000)_2 \text{ OR } (11111111)_2]$
 $= (10101010)_2 \text{ AND } (11111111)_2 = (10101010)_2$

Q#7: Compute the 2's complement (in 8 bits) for the following decimal numbers:

Decimal	Binary	1's Complement	2's Complement
-27	00011011	11100100	11100101
-80	01010000	10101111	10110000
-123	01111011	10000100	10000101
-128	10000000	01111111	10000000

Q#8: If we apply the two's complement operation to a number twice, we should get the original number. Apply the two's complement operation to each of the following numbers and see if we can get the original number.

- a) $2^C(01110111) = 10001001$; $2^C(10001001) = \mathbf{01110111}$
b) $2^C(11111100) = 00000100$; $2^C(00000100) = \mathbf{11111100}$
c) $2^C(10101010) = 01010110$; $2^C(01010110) = \mathbf{10101010}$
d) $2^C(11001110) = 00110010$; $2^C(00110010) = \mathbf{11001110}$

Q#9: Using 8-bit allocation, first convert each of the following decimal numbers to two's complement, do the operation, and then convert the result to decimal.

a) $19 - 23$

$$- 19 = 00010011, 23 = 00010111, -23 = 11101001$$

$$- 19 + (-23) = 00010011 + 11101001 = 11111100 = -4$$

b) $65 - 78$

$$- 65 = 01000001, 78 = 01001110, -78 = 10110010$$

$$- 65 + (-78) = 01000001 + 10110010 = 11110011 = -13$$

c) $-85 - 35$

$$- 85 = 01010101, -85 = 10101011, 35 = 00100011, -35 = 11011101$$

$$- (-85) + (-35) = 10101011 + 11011101 = \textcolor{red}{1}0001000 = 10001000 = -120$$

(The overflow bit, shown in red above, will be discarded but the answer is correct!)

d) $-120 - 100$

$$- 120 = 01111000, -120 = 10001000, 100 = 01100100, -100 = 10011100$$

$$- (-120) + (-100) = 10001000 + 10011100 = \textcolor{red}{1}00100100 = 00100100 = 35$$

(The overflow bit, shown in red above, will be discarded and the answer is incorrect!)

Q#10: In which of the following situations does an overflow never occur? Justify your answer.

a) **Adding two positive integers**

Overflow *can* occur if the result exceeds the maximum representable positive value for the integer type being used. For example, in a 32-bit system, adding two large positive integers can exceed the maximum value ($2^{31} - 1$ in signed integers).

b) **Adding one positive integer to a negative integer**

Overflow *does not* occur in this case, because the result will always be within the range of representable values. If the positive and negative integers are of similar magnitudes, their sum will bring the value closer to zero, and if one dominates, the result will still be within the allowable range.

c) **Subtracting one positive integer from a negative integer**

Overflow *can* occur if the negative integer is near the minimum representable value and the positive integer is large enough to push the result beyond the minimum value. For example, in a 32-bit system, subtracting a large positive integer from a small negative integer may exceed the lower bound of -2^{31} .

d) **Subtracting two negative integers**

Overflow *can* occur when subtracting two negative integers (in other words, adding two negative integers) if the result exceeds the maximum representable positive value. This can happen if the absolute value of one of the negative integers is much larger than the other one, making the result a large positive number. An example for 8-bit signed numbers will be $(-10 - 127)$, which gives $+119$.

$$-137 \bmod 256 = 256 - 137 = 119$$

4.2 Exercise-2

Topic 1: Data Representation#2

4.2.1 Q#1: Convert the following negative decimal integers into sign-and-magnitude and two's complement representations (using 16 bits):

Decimal Number	Sign-and-Magnitude Representation	Two's Complement Representation
-153	1000 0000 1001 1001	1111 1111 0110 0111
-421	1000 0001 1010 0101	1111 1110 0101 1011
-3276	1000 1100 1100 1100	1111 0011 0011 0100
-36317	1000 1101 1101 1101 (Out of range, represents -3549)	0111 0010 0010 0011 (Out of range, represents 29219)

4.2.2 Q#2: Convert the following binary numbers (using 16 bits) into decimal equivalent using sign-and-magnitude and two's complement interpretations:

Binary Representation	Decimal using Sign-and-Magnitude	Decimal using Two's Complement
0000 0000 1011 1101	189	189
1000 1100 1011 1001	-3257	-29511
1000 1111 0000 1010	-3850	-28918
1111 1111 1111 1111	-32767	-1

4.2.3 Q#3: Calculate the range of numbers that could be represented using different representations:

4.2.4 Q#4: What would be the result of adding a number to its one's complement? What would be the result of adding an integer to its two's complement?

When you add a number to its one's complement, the result is always a bit pattern where all the bits are set to 1. The value of this number will depend on how we interpret it. For example, when using sign-and-magnitude representation (11111111_2) will be equal to $(-127)_{10}$, and in two's complement

No of Bits	Unsigned Numbers (Min to Max)	Sign-and-Magnitude (Min to Max)	Two's Complement (Min to Max)
8	0 to 255	-127 to +127	-128 to +127
16	0 to 65535	-32767 to +32767	-32768 to +32767
32	0 to 4294967295	-2147483647 to +2147483647	-2147483648 to +2147483647
64	0 to $1.844674407 \times 10^{19}$	$-9.223372037 \times 10^{18}$ to $+9.223372037 \times 10^{18}$	$-9.223372037 \times 10^{18}$ to $+9.223372037 \times 10^{18}$
128	0 to $3.402823669 \times 10^{38}$	$-1.701411835 \times 10^{38}$ to $+1.701411835 \times 10^{38}$	$-1.701411835 \times 10^{38}$ to $+1.701411835 \times 10^{38}$

representation it will be equal to $(-1)_{10}$. In general, for an n -bit number, the result of adding a number to its one's complement will be $2^n - 1$. When you add an integer to its two's complement, the result is always zero. When you add the number x and its two's complement, the binary result overflows, leaving a sum of zero. This is because the two's complement is effectively the negative representation of the original number in the binary system.

Q#5: Normalize the following binary floating-point numbers. Explicitly show the value of the exponent after normalization.

a) 1100.0111 **b)** 10111.0011×2^{-5} **c)** 0.0000010101 **d)** 1101.001101×2^7

The normalized representations are given below:

- a) 1.1000111×2^3
- b) 1.01110011×2^1
- c) 1.0101×2^6
- d) $1.101001101 \times 2^{10}$

4.2.5 Q#6: Convert the following decimal real numbers into fixed point representation, both in sign-and-magnitude and two's complement representations (using 16 bits). For fixed point sign-and-magnitude, use 10 bits (including sign bit) for the integer part and 6 bits for the fractional part.

Decimal Number	Fixed Point Sign-and-Magnitude Representation (10.6 format)	Fixed Point Two's Complement Representation (10.6 format)
11.40625	0000001011.011010	0000001011.011010
141.8125	0010001101.110100	0010001101.110100
-412.21875	1110011100.001110	1001100011.110010
-465.09375	1111010001.000110	1000101110.111010

Note: For 2's complement representation of a negative real number, we initially assume the number to be positive, convert to binary in the same way as fixed point conversion and apply two's complement on the binary representation to get the final answer.

Q#7: Convert the following decimal real numbers into fixed point representation (using 8 bits). Convert the fixed point back to decimal real numbers. Do you get the same value as the original?

Decimal Number (Original)	Fixed Point Sign-and-Magnitude Representation (3.5 format)	Decimal Number (After Conversion)	Same as Original?
3.635	011.10100	3.625	No
-2.10	110.00011	-2.09375	No
-3.33	111.01010	-3.3125	No
3.14159	011.00100	3.125	No

4.2.6 Q#8: Convert the following numbers into IEEE 754 (32-bit) floating point format with 8-bit exponent:

Decimal Number	IEEE 754 Floating Point Representation (32-bit)			
104.1875	Conversion to binary gives: 1101000.0011 Normalized representation: 1.1010000011×2^6 Biased Exponent: $6 + 127 = 133 = (10000101)_2$ Mantissa to be stored: $(.1010000011 \ 0000 \ 0000 \ 0000)_2$ Final Representation: 0 10000101 101000001100000000000000			
-12.640625	Conversion to binary gives: 1100.101001 Normalized representation: 1.100101001×2^3 Biased Exponent: $3 + 127 = 130 = (10000010)_2$ Mantissa to be stored: $(.100101001000000000000000)_2$ Final Representation: 1 10000010 100101001000000000000000			
1125.10	Conversion to binary gives: 10001100101.000110011 Normalized representation: $1.00011001010000110011 \times 2^{10}$ Biased Exponent: $10 + 127 = 137 = (10001001)_2$ Mantissa to be stored: $(.00011001010000110011)_2$ Final Representation: 0 10001001 00011001010000110011			
-0.0033	Conversion to binary gives: 0.00000000001110100000001000011... Normalized representation: $1.10110000001000011... \times 2^{-9}$ Biased Exponent: $-9 + 127 = 118 = (01110110)_2$ Mantissa to be stored: $(.1011000000100001101000)_2$ Final Representation: <table><tr><td>1</td><td>0111 0110</td><td>1011 0000 0010 0001 1010 000</td></tr></table>	1	0111 0110	1011 0000 0010 0001 1010 000
1	0111 0110	1011 0000 0010 0001 1010 000		

4.2.7 Q#9: Given the following numbers in IEEE 754 (32-bit) floating point format with 8-bit exponent, calculate the decimal real numbers.

IEEE 754 Floating Point Representation (32-bit)	Decimal Number
---	----------------

0 1000 0111 101 1100 1100 0000 0000 0000	Sign bit: 0 (+ve) Biased Exponent: $(10000111)_2 = 135$ Real Exponent: $135 - 127 = 8$ Stored Mantissa: $(.101110011000000000000000)_2$ Actual Mantissa: $(1.101110011000000000000000)_2$ Normalized representation: 1.101110011×2^8 Binary number: 11011100.11 Decimal value: 441.5
0 0111 1000 011 0000 0000 0000 0000 0000	Sign bit: 0 (+ve) Biased Exponent: $(01111000)_2 = 120$ Real Exponent: $120 - 127 = -7$ Stored Mantissa: $(.011000000000000000000000)_2$ Actual Mantissa: $(1.011000000000000000000000)_2$ Normalized representation: 1.011×2^{-7} Binary number: 0.0000001011 Decimal value: 0.010742188
1 1000 1010 101 0101 0000 0100 0000 0000	Sign bit: 1 (-ve) Biased Exponent: $(10001010)_2 = 138$ Real Exponent: $138 - 127 = 11$ Stored Mantissa: $(.101010100000100000000000)_2$ Actual Mantissa: $(1.101010100000100000000000)_2$ Normalized representation: $1.1010101000001 \times 2^{11}$ Binary number: 11010101000001.00 Decimal value: -3408.25
1 0111 1010 100 0000 0000 0000 0000 0000	Sign bit: 1 (-ve) Biased Exponent: $(01111010)_2 = 122$ Real Exponent: $122 - 127 = -5$ Stored Mantissa: $(.100000000000000000000000)_2$ Actual Mantissa: $(1.100000000000000000000000)_2$ Normalized representation: 1.1×2^{-5} Binary number: 0.000011 Decimal value: -0.046875

4.2.8 Q#10:

The data-type **Float** (32-bit total = 23-bit mantissa, 8-bit exponent) gives us about 7–8 significant decimal digits.

The data-type **Double** (64-bit total = 52-bit mantissa, 11-bit exponent) gives us about 15–16 significant decimal digits.

Let's create a new data-type called **Triple**, which has 96-bits total; a 78-bit mantissa and a 17-bit exponent. Roughly how many significant decimal digits will this type give us?

The mantissa has 78-bits, so (when we include the hidden bit) we get 79 significant bits; or 2^{79} values. $2^{79} = 6.044629098 \times 10^{23}$ (we can work this out through various methods, e.g. using logarithms of base 10). Therefore we have roughly 23–24 significant decimal digits.

4.3 Exercise-3

Topics 2 & 3: CPU, Memory, Program Execution & MIPS Assembly – Exercise Sheet [Solutions]

4.3.1 Q#1: Considering the simpler view of instructions, write the machine instructions representing each of the codes below:

Memory locations/addresses:

- num1 => 4040
- num2 => 5050
- Total => 6060

a.

```
int num1 = 5;
int num2 = 14;
int total = num1 + num2;
```

Instruction: ADD 6060, 4040, 5050

b.

```
int num1 = 50;
int num2 = 14;
int total = num2 - num1;
```

Instruction: SUB 6060, 5050, 4040

4.3.2 Q#2: Consider the below state of memory, where some values are already stored in different locations:

Value	50		70	14	9	7	44	20
Address	2024	2028	2032	2036	2040	2044	2048	2052

What would be the result of executing the following instructions?

- (a) ADD 2028, 2024, 2048 [94, Stored in 2028]
- (b) ADD 2036, 2024, 2036 [64, Stored in 2036 and overwrites the 14]
- (c) MUL 2028, 2044, 2052 [140, Stored in 2028 and overwrites the 94]
- (d) SUB 2040, 2048, 2044 [37, Stored in 2040 and overwrites the 9]
- (e) XOR 2052, 2040, 2044 [34, Stored in 2052]

The final memory state will look like:

Value	50	140	70	64	37	7	44	34
Address	2024	2028	2032	2036	2040	2044	2048	2052

What would change if these instructions were to be executed in the following sequence:

- (a) XOR 2052, 2040, 2044 [14, Stored in 2052]
- (b) ADD 2036, 2024, 2036 [64, Stored in 2036 and overwrites the 14]
- (c) ADD 2028, 2024, 2048 [94, Stored in 2028]
- (d) SUB 2040, 2048, 2044 [37, Stored in 2040 and overwrites the 9]
- (e) MUL 2028, 2044, 2052 [98, Stored in 2028 and overwrites the 94]


When the instructions are executed in a different order, the resultant memory state will be different:

Value	50	98	70	64	37	7	44	14
Address	2024	2028	2032	2036	2040	2044	2048	2052

Q#3: Instruction Cycle Description

Using the figure below, describe the entire fetch / execute cycle detailing the result of each step in the cycle for the following machine instruction: ADD 343, 546, 772

Instruction Fetch (IF):



- Execution begins by moving the instruction at the address given by the PC (600) from memory to the control unit.
- Bits of instruction are placed into the decoder circuit of the Control Unit.
- Once instruction is fetched, the PC can be readied for fetching the next instruction.

Instruction Decode (ID):

- Decoder determines what operation the ALU will perform (ADD), and sets up the ALU.
- Decoder finds the memory addresses of the instruction's data (546, 772).
- Decoder finds the destination address for the Result Return step and places the address in the RR circuit (343).

Data / Operand Fetch (DF/OF):

- The data values to be operated on are retrieved from memory (40, 23).
- Bits at specified memory locations are copied into locations in the ALU circuitry.
- Data values remain unchanged in the memory.

Instruction Execution (EX):

- The addition circuit adds the two source operands (40, 23) together to produce their sum (63).
- Sum (63) is held in the ALU circuitry (accumulator).

Result Return / Store (RR/ST):

- RR returns the result of EX (63) to the memory location specified by the destination address (343).

Q#4: Pipeline Instruction Throughput

A processor is operating at 32MHz. Each instruction takes a minimum of 6 cycles to execute. The processor has a six-stage pipeline. If a program starts execution at time 0, what is the theoretical maximum number of instructions that will have completed their execution at the end of 1 millisecond?

Calculation:

- Speed = 32MHz = 32,000,000 cycles/second = 32,000 cycles/millisecond
- With pipelining:
 - Number of clock cycles taken by the first instruction = 6 cycles
 - After the first instruction has completely executed, one instruction comes out per cycle
 - So, number of cycles taken by each remaining instruction = 1 cycle
- Number of executed instructions = First Instruction (1) + remaining instructions $(32,000 \text{ cycles/ms} - 6 \text{ cycles}) = 1 + 31,994 = 31,995 \text{ instructions/ms}$

In practice, there are factors that mean this theoretical maximum is never reached.

Q#5: Loop Result in MIPS Assembly

What is the value stored in z after the execution of the following MIPS assembly code, if x=5?

```
li $t0, 1
li $t1, 2
lw $t2, &x
L1: bgt $t1, $t2, L2
    mul $t0, $t0, $t1
    addi $t1, $t1, 1
    j L1
L2: sw $t0, &z
```

Explanation: The bgt instruction compares two registers and jumps to L2 if the content of \$t1 is greater than the content of \$t2. Equivalent Java code is:

```
z = 1;
for (i = 2; i <= x; i++) {
    z = z * i;
}
```

Knowing that x = 5 and the index i starts from 2, the result will be: $z = 1 * 2 * 3 * 4 * 5 = 120$

Q#6: Expression to MIPS Translation

Write MIPS assembly code for the following expression. **Expression:**

$$C = 12 \times A + 4 \times (B - 5)$$

Ensure that the assembly code respects the order of evaluation in the above expression. Assuming, $A = 10$, and $B = 9$, show that your assembly code computes the correct answer.

Let's break the above expression into statements so that each one performs only one operation.

$$t0 = 12 \times A$$

$$t1 = B - 5$$

$$t2 = 4 \times t1$$

$$C = t0 + t2$$

Now we can assign registers, and write the code in MIPS assembly language.

#MIPS Assembly Code	#Execution Results
lw \$s0, &A	# \$s0 = 10
lw \$s1, &B	# \$s1 = 9
mul \$t0, \$s0, 12	# \$t0 = 120
sub \$t1, \$s1, 5	# \$t1 = 4
mul \$t2, \$t1, 4	# \$t2 = 16
add \$s2, \$t0, \$t2	# \$s2 = 136
sw \$s2, &C	# store result

Result: $C = 136$

Q#7: Given the MIPS Instruction set, convert the following MIPS assembly code into Java/Python-like code. Consider the register assignment proposed at the start of the code. You may like to refer to the MIPS Instructions cheatsheet available at:

<https://jarrettbillingsley.github.io/teaching/classes/cs0447/guides/instructions.html>

MIPS Assembly Code
\$t1 = i
\$t2 = tmp
\$t3 = sum
and \$t1, \$t1, \$0
and \$t2, \$t2, \$0
and \$t3, \$t3, \$0
label:
bgt \$t1, 14, exit

```

mul $t2, $t1, 2
add $t3, $t3, $t2
addi $t1, $t1, 1
j label
exit:

```

Once we map the variables to registers and dry run the above code, we can easily see that it behaves like a for loop that starts from 0 and iterates until the value becomes 15 (or greater). Within the loop, it computes a running sum, which takes the value of iterator *i*, and doubles its value before adding it to the previous value of sum variable.

```

tmp = 0;
sum = 0;
for (int i = 0; i < 15; i++){
    tmp = i * 2;
    sum = sum + tmp;
}

```

OR (in a more concise form)

```

sum = 0;
for (int i = 0; i < 15; i++){
    sum = sum + i * 2;
}

```

Q#8: Consider the following MIPS assembly instructions

- (a) `divu $s7, $s4, $s5`
- (b) `srlv $t3, $t9, $t7`
- (c) `sra $t2, $t4, 5`
- (d) `lw $t5, 0x10($t4)`

State the type of each instruction, find Field Values and Machine Code for each one of them. You may like to refer to the MIPS cheatsheet and instructions reference available at the links below:

- <https://jarrettbillingsley.github.io/teaching/classes/cs0447/guides/instructions.html>
- <http://alumni.cs.ucr.edu/~vladimir/cs161/mips.html>

(a) `divu $s7, $s4, $s5`

This is an R-Type instruction. Field Values are given below:

Opcode	Source 1	Source 2	Dest	Shift	Func
0	20	21	23	0	27

Machine Code is given below:

Opcode	Source 1	Source 2	Dest	Shift	Func
000000	10100	10101	10111	00000	11011

(b) srlv \$t3, \$t9, \$t7

This is an R-Type instruction. Field Values are given below:

Opcode	Source 1	Source 2	Dest	Shift	Func
0	25	15	11	0	6

Machine Code is given below:

Opcode	Source 1	Source 2	Dest	Shift	Func
000000	11001	01111	01011	00000	000110

(c) sra \$t2, \$t4, 5

This is an I-Type instruction. Field Values are given below:

Opcode	Source 1	Dest	Value
3	12	10	5

Machine Code is given below:

Opcode	Source 1	Dest	Value
000011	01100	01010	0000 0000 0000 0101

(d) lw \$t5, 0x10(\$t4)

This is an I-Type instruction. Field Values are given below:

Opcode	Source 1	Dest	Value
35	12	13	16

Machine Code is given below:

Opcode	Source 1	Dest	Value
100011	01100	01101	0000 0000 0001 0000

4.4 Exercise-4

4.4.1 Topic 4: Compilation, Interpretation and Subroutines – Exercise Sheet [Solutions]

Q#1: A letter means push and an asterisk means pop. Show the output of the pop operations:

a. M M I B * * R * * G N I * * * A H * * *

Output: BIRMINGHAM

b. A U E * * I R * * K * *

Output: EURIKA

Q#2: Convert infix expressions to postfix (RPN) using Shunting Yard algorithm.

a. $5 - 15 \times (25 + 5)$

Step #	Output	Stack (Top on Right)	Input
1	Empty	Empty	$5 - 15 \times (25 + 5)$
2	5	Empty	$- 15 \times (25 + 5)$
3	5	-	$15 \times (25 + 5)$
4	5 15	-	$\times (25 + 5)$
5	5 15	- *	$(25 + 5)$
6	5 15	- * (	$25 + 5)$
7	5 15 25	- * (	$+ 5)$
8	5 15 25	- * (+	$5)$
9	5 15 25 5	- * (+	)
10	5 15 25 5 + * -	Empty	Empty

b. $4 \times (6 + 10 / 2.5 - 8)$

Step #	Output	Stack (Top on Right)	Input
1	Empty	Empty	$4 \times (6 + 10/2.5 - 8)$
2	4	Empty	$\times(6 + 10/2.5 - 8)$
3	4	$\times$	$(6 + 10/2.5 - 8)$
4	4	$\times ($	$6 + 10/2.5 - 8)$
5	4 6	$\times ($	$+10/2.5 - 8)$
6	4 6	$\times (+$	$10/2.5 - 8)$
7	4 6 10	$\times (+$	$/2.5 - 8)$
8	4 6 10	$\times (+ /$	$2.5 - 8)$
9	4 6 10 2.5	$\times (+ /$	$-8)$
10	4 6 10 2.5 / +	$\times (-$	$8)$
11	4 6 10 2.5 / + 8	$\times (-$	$)$
12	4 6 10 2.5 / + 8 -	$\times$	Empty
13	4 6 10 2.5 / + 8 - $\times$	Empty	Empty

c. $17 + 21/3 \times 7 + 21$

Step #	Output	Stack (Top on Right)	Input
1	Empty	Empty	$17 + 21/3 \times 7 + 21$
2	17	Empty	$+21/3 \times 7 + 21$
3	17	+	$21/3 \times 7 + 21$
4	17 21	+	$/3 \times 7 + 21$
5	17 21 3	+ /	$\times 7 + 21$
6	17 21 3 /	+	$\times 7 + 21$
7	17 21 3 / 7	+ *	$+21$
8	17 21 3 / 7 *	+	21
9	17 21 3 / 7 * + 21	+	Empty
10	17 21 3 / 7 * + 21 +	Empty	Empty

Q#3: Evaluate the RPN expressions obtained in the question above, using a stack to check that they calculate the correct answers.

a. RPN: 5 15 25 5 + * -

Step #	Input	Stack (Top on Right)
1	5	5
2	15	5 15
3	25	5 15 25
4	5	5 15 25 5
5	+	5 15 30
6	*	5 450
7	–	-445

b. RPN: 4 6 10 2.5 / + 8 – *

Step #	Input	Stack (Top on Right)
1	4	4
2	6	4 6
3	10	4 6 10
4	2.5	4 6 10 2.5
5	/	4 6 4
6	+	4 10
7	8	4 10 8
8	–	4 2
9	*	8

c. RPN: 17 21 3 / 7 * + 21 +

Step #	Input	Stack (Top on Right)
1	17	17
2	21	17 21
3	3	17 21 3
4	/	17 7
5	7	17 7 7
6	*	17 49
7	+	66
8	21	66 21
9	+	87

Q#4: Complete the table below by converting the Java statement into IJVM Bytecode using the provided instruction set. You can assume that the variable *i* is stored in slot #1, *j* in slot#2, *k* in slot#3 and *m* in slot#4. If the values of *j* = 17, *k* = 14 and *m* = 45, evaluate the bytecode using the stack.

Convert Java: $i = (j + k) \&\& m$

Java	IJVM Bytecode	Hex Bytecode	Stack (Top on Right)
$i = (j + k) \&\& m$	ILOAD <i>j</i>	0x15 0x02	[17]
	ILOAD <i>k</i>	0x15 0x03	[17, 14]
	IADD	0x60	[31]
	ILOAD <i>m</i>	0x15 0x04	[31, 45]
	IAND	0x7E	[1]
	ISTORE <i>i</i>	0x36 0x01	[]

Q#5: Given the IJVM bytecode below, analyze and evaluate the following sequence, which calculates the expression $x = (p * q) - (r + s)$ where p , q , r , and s are values stored in memory.

ILOAD p	// Load p onto the stack
ILOAD q	// Load q onto the stack
IMUL	// Multiply p and q, push the result onto the stack
ILOAD r	// Load r onto the stack
ILOAD s	// Load s onto the stack
IADD	// Add r and s, push the result onto the stack
ISUB	// Subtract (r + s) from (p * q), push the result to stack
ISTORE x	// Store the final result in x

Calculate the final value of x given $p = 5$, $q = 4$, $r = 2$, and $s = 1$. Also, illustrate the stack contents after each instruction. Bytecode for $x = (p \times q) - (r + s)$, given $p=5$, $q=4$, $r=2$, $s=1$:

IJVM Bytecode	Stack (Top on Right)
ILOAD p	[5]
ILOAD q	[5, 4]
IMUL	[20]
ILOAD r	[20, 2]
ILOAD s	[20, 2, 1]
IADD	[20, 3]
ISUB	[17]
ISTORE x	[]

Q#6 (Optional): A palindrome is a word, phrase, number, or sequence of characters that reads the same backward as forward. In other words, if you reverse the order of the characters, the resulting string is identical to the original. Palindromes are usually case-insensitive (e.g., "Racecar" is considered a palindrome). Examples include "level", "radar", "civic", 121, 12321. To detect if a given string is a palindrome using a stack, you can utilize the stack's Last In First Out (LIFO) property. The basic idea is to push the characters of the string onto a stack and then pop them off to compare with the original string. Write a program in Python to detect if the given input string is a palindrome.

```
def is_palindrome(input_string):
    stack = []

    for char in input_string:
        stack.append(char)

    for char in input_string:
        if stack.pop() != char:
            return False
    return True

# Test the function
test_string = "radar"
if is_palindrome(test_string):
    print(f'"{test_string}" is a palindrome.')
else:
    print(f'"{test_string}" is not a palindrome.')
```


4.5 Exercise-5

4.5.1 Topic 5: Operating System Fundamentals – Exercise Sheet #1 [Solutions]

Q#1: Suppose that the processor has access to two levels of memory. Level 1 contains 1000 bytes and has an access time of $0.1\mu\text{s}$; level 2 contains 100,000 bytes and has an access time of $1\mu\text{s}$. Assume that if a byte to be accessed is in level 1, then the processor accesses it directly. If it is in level 2, then the byte is first transferred to level 1 and then accessed by the processor. For simplicity, we ignore the time required for the processor to determine whether the byte is in level 1 or level 2. Such a two-level memory can be shown as in figure below:



We can define hit-ratio H , as the fraction of all memory accesses that are found in the faster memory (e.g. the cache memory). T_1 is the access time to level 1 (cache) and T_2 is the access time to level 2 (main memory). Now suppose 95% of the memory accesses are found in the cache ($H=0.95$). Then what would be the average time to access a byte from such a two-level memory sub-system? Hint, the graph below shows the average access time to a two-level memory as a function of the hit-ratio H .



$$T_{\text{Avg}} = \text{Hit Rate} \times \text{Cache access time} + \text{Miss Rate} \times \text{Lower-level access time}$$

$$T_{\text{Avg}} = H \times T_1 + (1 - H) \times (T_1 + T_2)$$

$$T_{\text{avg}} = 0.95 \times 0.1\mu s + 0.05 \times (0.1\mu s + 1\mu s) = 0.095 + 0.055 = \mathbf{0.15\mu s}$$

Q#2: Consider a processor with 2 levels of memory, Level 1 Cache and Level 2 Main Memory (RAM), represented in the figure below.

Level 1 has an access time of 11 ns and Level 2 has an access time of $0.18\mu s$. Assume that if a byte to be accessed is in level 1, then the processor accesses it directly. If it is in level 2, then the byte is first transferred to level 1 and then accessed by the processor. For simplicity, we ignore the time required for the processor to determine whether the byte is in level 1 or level 2.

We can define hit-ratio H , as the fraction of all memory accesses that are found in the faster memory (the cache memory). The hit-ratio H of cache is 96%. What is the average time to access a byte in such a two-level memory subsystem?

$$T_{\text{avg}} = H \times T_1 + (1 - H) \times (T_1 + T_2) \quad T_1 = 11\text{ns}, T_2 = 0.18\mu s = 180\text{ns}, H = 0.96$$

$$T_{\text{avg}} = 0.96 \times 11 + 0.04 \times (11 + 180) = 10.56 + 0.04 \times 191 = 10.56 + 7.64 = 18.2\text{ns}$$

Q#3: A computer system has a cache, main memory, and a disk used for virtual memory. If a referenced word is in the cache, 30ns are required to access it. If it is in the main memory but not in cache, 70ns are needed to load it into cache (this includes the time to originally check the cache), and then the reference is started again. If the word is not in main memory, 10ms are required to fetch the word from disk, followed by 70ns to copy it to the cache, and then the reference is started again. The cache hit-ratio is 0.9 and the main memory hit-ratio is 0.6. What is the average time in ns required to access a referenced word on this system?

Location of the Referenced Word	Probability	Total Access Time (ns)
In Cache	0.9	30
Not in Cache, but in Main Memory	$0.1 * 0.6 = 0.06$	$70 + 30 = 100$
Not in Cache or Main Memory	$0.1 * 0.4 = 0.04$	$10,000,000 + 70 + 30 = 10,000,100$

Average access time = $(0.9 * 30) + (0.06 * 100) + (0.04 * 10,000,100) = 27 + 6 + 400,004 = 400,037$ ns

Q#4: Assuming that a CPU is operating at 1 MHz, and is able to execute one instruction / clock cycle by taking benefit of pipelining. You can assume that the processor does not undertake any data read/write operations and only fetches (reads) instructions from memory.

The DMA module on the same system is transferring characters (one byte at a time) to the main memory from an external device transmitting at 9600 bits per second. By approximately how much the processor will be slowed down due to the DMA activity?

1 MHz = 1 instruction/ μ s

DMA = 9600 bits/sec = 1200 bytes/sec

1 byte every $1/1200 = 833\mu$ s, so DMA steals 1 cycle every 833 cycles Overhead = $1 / 833 = 0.0012 = 0.12\%$

Q#5: We have stressed the need for an operating system to make efficient use of the computing hardware. When is it appropriate for the operating system to forsake this principle and to “waste” resources? Why is such a system not really wasteful?

Resource usage can be justified if it enhances user experience, reliability, or functionality.

Examples: - Keeping GUI responsive - Keeping unused apps in memory - Logging and monitoring - Background updates - Debugging

Such activities use resources but improve overall experience and safety.

Q#6: What is the basic idea behind the separation between kernel mode and user mode in an operating system? How does it provide basic protection?

Operating system uses 2 modes: - kernel mode (privileged) - user mode (restricted)

Protection: - prevent user code accessing hardware/critical areas directly - system call requests service from kernel - system switches to kernel mode - returns to user mode after syscall - prevents memory corruption or unstable behaviour

Q#7: Which of the following instructions should be privileged?

- a) Set value of timer
- b) Read the clock
- c) Clear memory
- d) Issue a trap instruction
- e) Turn off interrupts
- f) Modify entries in device-status table
- g) Switch from user to kernel mode
- h) Access I/O device

The following operations need to be privileged:

- a) Set value of timer
- c) Clear memory
- e) Turn off interrupts
- f) Modify entries in device-status table
- h) Access I/O device

The rest can be performed in the user mode.

Q#8: A uniprogramming operating system runs programs that on average need 10 microseconds access to the CPU and 70 microseconds access to the I/O devices. What percentage of time is the CPU remaining idle?

Time used for accessing CPU = $10 \mu\text{s} / 80 \mu\text{s} = 12.5\%$

Time used for accessing I/O devices = $70 \mu\text{s} / 80 \mu\text{s} = 87.5\%$

Q#9: Multi-programming (or multi-tasking) enables more than a single process to apparently execute simultaneously. How is this achieved on a uniprocessor where we have only one CPU?

Multi-programming is achieved on a uniprocessor by the concept of scheduling. Every process can be given a certain amount of time, called a timeslice and when the timeslice of a process is finished, the

CPU scheduler switches to a different process. The ultimate goal is to keep the system responsive while really maximising the processor's ability to process.

Q#10: What is a program? and what is a process? Discuss as many differences between them as you can imagine.

Program: A program is a **group of instructions** to carry out a specified task. When we execute a program that was just compiled, the OS creates a process to execute the program. Execution of the program starts via GUI mouse clicks, command line entry of its name, etc. A program is a passive entity as it resides in the secondary memory, such as the contents of a file stored on disk. One program can have several processes.

Process: A process is a **program in execution**. The term process refers to program code that has been loaded into a computer's memory so that it can be executed by the CPU. A process can be described as an instance of a program running on a computer or as an entity that can be assigned to and executed on a processor. A program becomes a process when loaded into memory and thus is an active entity.

Differences between Program and Process:

	Program	Process
1.	Program contains a set of instructions designed to complete a specific task.	Process is an instance of a program.
2.	Program is a passive entity as it resides in the secondary memory.	Process is an active entity as it is created during execution and loaded into the main memory.
3.	Program exists at a single place (such as a disk) and continues to exist until it is deleted.	Process exists for a limited span of time as it gets terminated after the completion of task.
4.	Program does not have any resource requirement, it only requires memory space for storing the instructions.	Process has a high resource requirement, it needs resources like CPU, memory address, I/O during its lifetime.
5.	Program does not have any control block or context.	Process has its own control block called PCB as well as its context.

4.6 Exercise-6

4.6.1 Topics 5 & 6: Operating System Fundamentals and Computational Complexity – Exercise Sheet [Solutions]

Q#1: Calculate number of times each word is printed:

```
int main() {
    fork();
    printf("Hello\n");
    fork();
    fork();
    printf("Beautiful\n");
    fork();
    fork();
    printf("World\n");
    return 0;
}
```

The number of times a word gets printed is equal to the number of processes created till that statement i.e. Total Number of *Processes* = 2^n , where n is number of fork system calls executed so far. In the example above, the word “Hello” gets printed 2 times, the word “Beautiful” is printed 8 times and the “World” is printed 32 times.

Q#2: For First Come First Serve (FCFS) scheduling policy and using the given table, find the waiting time for each process and average waiting time in each of the following process arrival sequences:

Process	Burst time
P1	10ms
P2	20ms
P3	14ms
P4	7ms

a. P1, P2, P3, P4

Waiting Time: P1: 0 ms , P2: 10 ms , P3: 30 ms , P4: 44 ms

Average Waiting Time: 21 ms

b. P4, P2, P1, P3

Waiting Time: P1: 27 ms , P2: 7 ms , P3: 37 ms , P4: 0 ms

Average Waiting Time: 17.75 ms

c. P4, P3, P2, P1

Waiting Time: P1: 41 ms , P2: 21 ms , P3: 7 ms , P4: 0 ms

Average Waiting Time: 17.25 ms

Q#3: For Shortest Remaining Time First Scheduling (SRTF) policy and using the given table, find the average waiting and average turnaround times in each of the following process orders:

Process	Burst time	Arrival Times		
		a	b	c
P1	4 ms	0 ms	0 ms	4 ms
P2	7 ms	1 ms	2 ms	10 ms
P3	9 ms	2 ms	4 ms	0 ms
P4	2 ms	3 ms	6 ms	12 ms

a. For the given set of processes, here is the SRTF schedule:

P1	P1	P1	P1	P4	P4	P2	P2	P2	P2	P2	P2	P2	P3	P3	P3	P3	P3	P3	P3	P3	P3
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21

Waiting Times: P1: 0 ms , P2: 5 ms , P3: 11 ms , P4: 1 ms

Average Waiting Time: 4.25 ms

Turnaround Times: P1: 4 ms , P2: 12 ms , P3: 20 ms , P4: 3 ms

Average Turnaround Time: 9.75 ms

b. For the given set of processes, here is the SRTF schedule:

P1	P1	P1	P1	P2	P2	P4	P4	P2	P2	P2	P2	P2	P3	P3	P3	P3	P3	P3	P3	P3	P3
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21

Waiting Times: P1: 0 ms , P2: 4 ms , P3: 9 ms , P4: 0 ms

Average Waiting Time: 3.25 ms

Turnaround Times: P1: 4 ms , P2: 11 ms , P3: 18 ms , P4: 2 ms

Average Turnaround Time: 8.75 ms

c. For the given set of processes, here is the SRTF schedule:

P3	P3	P3	P3	P1	P1	P1	P1	P3	P3	P3	P3	P3	P4	P4	P2	P2	P2	P2	P2	P2	P2
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21

Waiting Times: P1: 0 ms , P2: 5 ms , P3: 4 ms , P4: 1 ms

Average Waiting Time: 2.50 ms


Turnaround Times: P1: 4 ms , P2: 12 ms , P3: 13 ms , P4: 3 ms

Average Turnaround Time: 8.00 ms

Q#4: Consider the following table of processes and their associated arrival and running times.

Process ID	Arrival Time	Burst Time
1	0	2
2	1	6
3	4	1
4	7	4
5	8	3

a. Show the scheduling order for these processes under 3 different policies: First Come First Serve (FCFS), Shortest-Remaining-Time-First (SRTF), Round-Robin (RR) with a quantum size = 1, by filling in the Gantt chart with ID of the process currently running in each time quantum. Assume that context switch overhead is 0 and that new RR processes are added to the head of the queue and new FCFS processes are added to the tail of the queue.



b. Compute the response time for each process in each schedule above & fill in the following table:

	P1	P2	P3	P4	P5
FIFO	0	1	4	5	5
SRTF	0	1	0	5	1
RR	0	0	0	0	0

Q#5: Consider the following fragment of Java-like code. Although this program does not really do anything, it is instructive to see how we can take actual code and analyze performance.

```

int a = 5;
int b = 6;
int c = 10;
for (int i = 0; i < n; i++) {
    for (int j = 0; j < n; j++) {
        x = i * i;
        y = j * j;
        z = i * j;
    }
}

for (int k = 0; k < n; k++) {
    w = a * k + 45;
    v = b * b;
}

int d = 33;

```

a) Formulate an expression to denote the overall execution time of this program considering that each Assignment Operation is treated as a unit of operation.

The number of assignment operations is the sum of four terms. The first term is the constant 3, representing the three assignment statements at the start of the fragment. The second term is $3n^2$, since there are three statements that are performed n^2 times due to the nested iteration. The third term is $2n$, two statements iterated n times. Finally, the fourth term is the constant 1, representing the final assignment statement. This gives us $T(n) = 3 + 3n^2 + 2n + 1 = 3n^2 + 2n + 4$.

b) Identify the dominant term in this expression?

By looking at the exponents, we can easily see that the $3n^2$ term will be dominant.

c) What is the Worst Case Complexity of this program in terms of Big O notation?

Therefore this fragment of code is $O(n^2)$. Please note that all of the other terms as well as the coefficient on the dominant term can be ignored as n grows larger.

Q#6: What is the time complexity of the following code segments?

(a)

```
int a = 0, b = 0;
for (i = 0; i < 1000; i++) {
    a = a + rand();
}
for (j = 0; j < n; j++) {
    b = b + rand();
}
```

 $O(n)$

(b)

```
int a = 0;
for (i = 0; i < n; i++) {
    for (j = n; j > i; j--) {
        a = a + i + j;
    }
}
```

 $O(n^2)$

(c)

```
int i, j, k = 0;
for (i = n / 2; i <= n; i++) {
    for (j = 2; j <= n; j = j * 2) {
        k = k + n / 2;
    }
}
```

 $O(n \log n)$

(d)

```
int numberFound = 0;
for i = 0..(n-1)/2
    for j = 0..(n-1)/2
        if BinarySearch(A[i,j])
            numberFound = numberFound + 1
```

 $O(n^2 \log n)$

Q#7: A program you have developed has a fixed startup time and a main algorithm which you know is $O(n^3)$. You have tested the program with 1 data item, and it takes 10 ms to execute. With 100 data items it takes 15 ms to run. Estimate how long (in ms) this algorithm will take for 400 items?

With 1 item it takes 10 ms. This means that it has a fixed startup cost of approximately 10 ms (the time to process 1 item is negligible). With $n=100$ it takes 15 ms: 10 ms startup time + 5 ms to process the 100 items. We know that the main algorithm is $O(n^3)$. Therefore, if we have 4 times as much data, we can estimate that it will take $4^3 = 64$ times as long to execute that part of the program + the fixed startup time. Therefore, it will take $10 + 64 \times 5 = 10 + 320 = 330$ ms (If we double the amount of data then we would increase the time 23 times = 8 times. If we doubled it again, it will be 43 times = 64 times and so on) An algorithm has a fixed startup time and runs in time $O(n^3)$. When $n = 1$, it runs in 10ms. When $n = 100$, it runs in 15ms.

Determine the runtime for $n = 400$.

Processing time increase factor: $(400/100)^3 = 64$ Processing time: $5\text{ms} \times 64 = 320\text{ms}$ Total time = $320\text{ms} + 10\text{ms} = 330\text{ms}$

Q#8: A program you have developed has a fixed startup time and a main algorithm which you know is $O(n^4)$. You have tested the program with 1 data item, and it takes 50 ms to execute. With 500 data items it takes 270 ms to run. Estimate how long (in ms) this algorithm will take for 1500 data items?

With 1 item it takes 50 ms. This is approx. the fixed cost of the algorithm.

With $n=500$ it takes 270 ms: 50 ms startup time + 220 ms to process the 500 items.

The main algorithm is $O(n^4)$. Therefore, if we have 3 times as much data, we can estimate that it will take $3^4 = 81$ times as long to execute that part of the program + the fixed startup time. Therefore, it will take $50 + 81 \times 220 = 50 + 17820 = 17,870$ ms

An algorithm has a fixed startup time and runs in time $O(n^4)$.

When $n = 1$, it runs in 50ms.

When $n = 500$, it runs in 270ms.

Determine the runtime for $n = 1500$.

Growth factor = $(1500/500)^4 = 81$

Processing time = $220\text{ms} \times 81 = 17820\text{ms}$

Total time = $17820\text{ms} + 50\text{ms} = 17870\text{ms}$

4.7 Exercise-7

4.7.1 Topic 6: Concurrency & Parallelism – Exercise Sheet [Solutions]

Q#1: A supermarket has sensors on each entrance that detect when a customer enters or leaves. These sensors send a signal to a central computer whenever a customer enters or leaves. This computer, amongst other things, keeps a running count of how many people are in the shop at any one time. This is used to control a traffic light system that only allows customers to enter the store when the number of customers is below a safe limit. Last week, the store was empty - but the system refused to let anyone in. What went wrong? How would you fix it?

The sensors at the entrances send signals to the central computer system when a customer enters or leaves the store. On receiving a signal, the computer either increments or decrements (depending on the type of signal) the count of how many customers are inside the supermarket. Now, this increment / decrement operation, as it is given in the question, has not been implemented properly i.e. the counter is a shared resource and the increment / decrement operations do not take a lock before updating it, which means that we can have race conditions. It is quite possible that the value of the counter will be incorrect after a number of these operations, causing the system to malfunction i.e. the store is empty and the system thinks that there are customer inside the shop. The obvious solution will be to implement a locking mechanism e.g. mutual exclusion before updating the value of counter.

Q#2: An e-commerce application sells shoes. The application stores the current stock level of each shoe in memory. When a pair of shoes is purchased a thread is created. The thread i) checks the current stock level for that shoe ii) calculates the new value and iii) updates the stock level. The stock level recorded is usually correct but occasionally the application shows an incorrect value.

- a) Explain the (technical) reason why the application occasionally shows an incorrect value.
- b) Explain what changes should be made to the program to correct this behaviour.
- c) After these changes, the system works correctly. However, the performance has degraded.

Explain clearly why the performance will have got worse. The current stock level for each shoe is stored in memory and is a shared resource. Whenever a pair of shoes is purchased, a thread is created, and there is a race condition where 2 threads could be updating the same shoe stock level value at the same time.

In order to correct this problem, we need to identify the critical section and ensure that only one thread can be in this section at a given time. We can make use of locking mechanisms, such as a mutex to implement this solution.

Once the solution has been implemented, performance will most obviously be affected because of a) the extra cost of protecting the critical section and b) because operations now need to be sequential.

Q#3: Consider the following program:

```

boolean blocked [2];
int turn;
void P (int id)
{
    while (true) {
        blocked[id] = true;
        while (turn != id) {
            while (blocked[1-id])
                /* do nothing */;
            turn = id;
        }
        /* critical section */
        blocked[id] = false;
        /* remainder */
    }
}
void main()
{
    blocked[0] = false;
    blocked[1] = false;
    turn = 0;
    parbegin (P(0), P(1));
}

```

The above software solution to the mutual exclusion problem for two processes has been suggested in the literature. Do you agree that the proposed solution is correct? If yes, explain with the help of supporting arguments and examples. If no, find a counter-example that demonstrates that this solution is incorrect and does not preserve mutual exclusion.

Q#4: Your friend Jane needs to run a simulation for her thesis and her adviser wants her to run it for a fixed problem size. Jane can make 90% of the program parallel, with 10% of it being sequential.


- a) What is the maximum speedup Jane can expect on 10 processors?

$$\text{Speedup} = \frac{1}{(1-f) + \frac{f}{N}} = \frac{1}{(1-0.9) + \frac{0.9}{10}} = \frac{1}{0.1+0.09} = 5.26\times$$
- b) What would be the maximum speedup on an infinite number of processors?

$$\text{Max Speedup} = \frac{1}{(1-0.9) + \frac{0.9}{\infty}} = \frac{1}{0.1+0} = 10\times$$

Q#5: You asked your friend Mike to confirm the results that you obtained from running your code, having 80% of it in parallel and 20% sequential. Your friend confirmed the same result but got it 2.5x times faster.

- a) How many processors did he use? $2.5 = \frac{1}{(1-0.8) + \frac{0.8}{N}}$ Solving gives: $N = 4$



currency

b) Will the speed-up be doubled, if we double the number of processors used? $\text{Speedup} = \frac{1}{0.2 + \frac{0.8}{8}} = 3.33x$, No

Q#6: A program speeds up by 4x when five processors are used. Determine the percentage of the code running in parallel.

$$\text{Speedup} = \frac{1}{(1-f) + \frac{f}{5}} = 4$$

Solving gives: $f = 0.9375 \Rightarrow 93.75\%$ of the code is parallel.

Q#7: Assume a system where a particular task can be parallelized to 96%. Calculate the speedup gained by using 16 processors instead of one, using Amdahl's law. If the sequential version of the task takes 140 seconds, how much time the parallel version will take on 16 processors?

$$\text{Speedup} = \frac{1}{(1-0.96) + \frac{0.96}{16}} = \frac{1}{0.04 + 0.06} = 10 \times \text{Sequential version time: 140 seconds}$$

$$\text{Parallel Time} = \text{Sequential Time} / \text{Speedup} = \frac{140}{10} = 14 \text{ seconds}$$

4.8 Exercise-8

4.8.1 Topics 7 & 8: Introduction to Networks and Application Layer – Exercise Sheet [Solutions]

Q#1: Consider an application that transmits data at a steady rate (for example, the sender generates an N-bit unit of data every k time unit, where k is small and fixed). Also, when such an application starts, it will continue running for a relatively long period of time. Answer the following questions, briefly justifying your answers:

a) Would a packet-switched network or a circuit-switched network be more appropriate for this application? Why?

A circuit-switched network would be well suited to the application because the application involves long sessions with predictable smooth bandwidth requirements. Since the transmission rate is known and not bursty, bandwidth can be reserved for each application session without significant waste. In addition, the overhead costs of setting up and tearing down connections are amortized over the lengthy duration of a typical application session.

b) Suppose that a packet-switched network is used and the only traffic in this network comes from such applications as described above. Furthermore, assume that the sum of the application data rates is less than the capacities of every link. Is some form of congestion control needed? Why?

In the worst case, all the applications simultaneously transmit over one or more network links. However, since each link has sufficient bandwidth to handle the sum of all of the applications' data rates, no congestion (very little queuing) will occur. Given such generous link capacities, the network does not need congestion control mechanisms.

Q#2: Suppose there is exactly one switch between a sending host and a receiving host. The transmission rates between the sending host and the switch and between the switch and the receiving host are $R_1 = 10$ Kbps and $R_2 = 2$ Kbps, respectively. Assuming that the switch uses store-and-forward packet switching scheme, what is the total end-to-end delay to send a packet of length $L = 1500$ Bytes? (Ignore queuing, propagation, and processing delay).

At time t_0 the sending host begins to transmit. At time $t_1 = L/R_1 = (1500 \times 8) / (10 \times 1000)$, the sending host completes transmission and the entire packet is received at the router (no propagation delay). Because the router has the entire packet at time t_1 , it can begin to transmit the packet to the receiving host at time t_1 . At time $t_2 = t_1 + (1500 \times 8) / (2 \times 1000)$, the router completes transmission, and the entire packet is received at the receiving host (again, no propagation delay). Thus, the end-to-end delay is $L/R_1 + L/R_2 = 7.2$ sec.

Q#3: Suppose users share a 2Mbps link. Also, suppose each user transmits continuously at 1 Mbps when transmitting, but each user transmits only 20 percent of the time.

a) When circuit-switching is used, how many users can be supported?

2 users can be supported because each user requires half of the link bandwidth.

b) When packet-switching is used, why will there be essentially no queuing delay before the link if two or fewer users transmit at the same time? Why will there be a queuing delay if three users transmit at the same time?

Since each user requires 1Mbps when transmitting, if two or fewer users transmit simultaneously, a maximum of 2Mbps will be required. Since the available bandwidth of the shared link is 2Mbps, there will be no queuing delay before the link. Whereas, if three users transmit simultaneously, the bandwidth required will be 3Mbps which is more than the available bandwidth of the shared link. In this case, there will be a queuing delay before the link.

Q#4:

a) How long does it take a packet of length L to propagate over a link of distance d , propagation speed s , and transmission rate R bps? Does this delay depend on packet length? Does this delay depend on the transmission rate? $t = \frac{d}{s}$

No, it does not depend on the packet length.

No, it does not depend on the transmission rate.

b) How long does it take a packet of length 1,000 bytes to propagate over a link of distance 2,500 km, propagation speed 2.5×10^8 m/s, and transmission rate 2 Mbps?

$$t = \frac{d}{s} = \frac{2500 \times 10^3}{2.5 \times 10^8} = 10ms$$

Q#5: Suppose Host A wants to send a large file to Host B. The path from Host A to Host B has three links of rates $R_1 = 500$ kbps, $R_2 = 2$ Mbps, and $R_3 = 1$ Mbps.

a) Assuming no other traffic in the network, what is the throughput for the file transfer?

The throughput of the file transfer is equal to the bottleneck rate which is the smallest rate = 500 kbps.

b) Suppose the file is 4 million bytes. Given the above throughput, roughly how long will it take to transfer the file from Host A to Host B?

500 kbps = 500,000 bps File size in bits = 4,000,000 * 8 = 32,000,000 bits Transfer time = $\frac{32000000}{500000} = 64$ seconds

c) Repeat (a) and (b), but now with R_2 reduced to 100 kbps.

Throughput = 100 kbps; Transfer time = $\frac{32000000}{100000} = 320$ seconds

Q#6:

List five non-proprietary Internet applications and the application-layer protocols that they use.

1. The Web: HTTP
2. File transfer: FTP
3. Remote login: Telnet
4. E-mail: SMTP

5. Domain Name System: DNS

Q#7: Assume you open a browser and enter `http://yourbusiness.com/about.html` in the address bar. What happens until the webpage is displayed? Provide details about the protocol(s) used and a high-level description of the messages exchanged.

In the first step, the domain name "yourbusiness.com" is translated into its IP address using DNS servers. This could be a multi-step process involving local DNS servers, root servers, TLD servers and the Authoritative DNS servers. Once the translation is complete, the client contacts the HTTP server (using the IP address) for transferring the webpage. For the case of non-persistent HTTP connections, the steps are outlined below.

1. The HTTP client process initiates a TCP connection to the server "yourbusiness.com" (using its IP) on port number 80, which is the default port number for HTTP. Associated with the TCP connection, there will be a socket at the client and a socket at the server.
2. The HTTP client sends an HTTP request message to the server via its socket. The request message includes the path /about.html.
3. The HTTP server process receives the request message via its socket, retrieves the object /about.html from its storage, encapsulates the object in an HTTP response message, and sends the response message to the client via its socket.
4. The HTTP server process tells TCP to close the TCP connection.
5. The HTTP client receives the response message. The TCP connection terminates. The message indicates that the encapsulated object is an HTML file. The client extracts the file from the response message, examines the HTML file, and displays the webpage on the client side.

Application layer protocols: DNS and HTTP

Transport layer protocols: UDP for DNS; TCP for HTTP

Q#8: What does a stateless protocol mean? Give a few examples. Is IMAP stateless? What about SMTP?

- Stateless Protocols are the type of network protocols in which the Client sends a request to the server and the server responds according to the current state. It does not require the server to retain session information or status about each communicating partner for multiple requests. HTTP (Hypertext Transfer Protocol), UDP (User Datagram Protocol), DNS (Domain Name System) are examples of Stateless Protocols.
- IMAP is a stateful protocol because the IMAP server must maintain a folder hierarchy for each of its users, this state information persists across a particular user's successive accesses to the IMAP server. SMTP is a stateless protocol as the mail server does not maintain any connection with the client, it does not store any information about the client. If an email is

asked to be sent twice, the server will resend it without saying that the email has been sent previously.

Q#9: Suppose that your department has a local DNS server for all computers in the department. You are an ordinary user (i.e. not a network/system administrator). Can you determine if an external Web site was likely accessed from a computer in your department a couple of seconds ago? Explain.

Yes, we can use dig to query that Web site in the local DNS server. For example, "dig cnn.com" will return the query time for finding cnn.com. If cnn.com was just accessed a couple of seconds ago, an entry for cnn.com is cached in the local DNS cache, so the query time is 0 msec. Otherwise, the query time would be much larger.

Q#10: What is the highest TCP/IP layer responsible for each of the following activities?

a) Sending a frame to the next node.

The Link Layer handles the transmission of frames between directly connected devices. It includes protocols like Ethernet and Wi-Fi.

b) Sending a packet from the source to the destination.

The Network Layer is responsible for end-to-end packet delivery across networks. Protocols like IP (Internet Protocol) are used here.

c) Delivery of a long message from the source host to the destination host.

The Transport Layer ensures complete and reliable message delivery, segmenting data into smaller chunks and reassembling them. Protocols include TCP (for reliability) and UDP.

d) Logging into a remote host using telnet or ssh protocol.

The Application Layer provides network services to end users, including protocols like Telnet and SSH for remote login. It interfaces directly with software applications.

4.9 Exercise-9

Topics 9 & 10: Transport and Network Layers

4.9.1 Q#1: Describe a few reasons why an application developer might choose to run an application over UDP rather than the TCP protocol?

An application developer might choose to run an application over UDP (User Datagram Protocol) instead of TCP (Transmission Control Protocol) for several reasons:

1. **Speed and Low Latency:** UDP is faster than TCP because it has less overhead. It doesn't establish a connection before sending data, which reduces latency. This is crucial for real-time applications like online gaming, live streaming, and VoIP (Voice over IP) where timely delivery is more important than perfect accuracy.

2. **No Congestion Control:** Unlike TCP, UDP does not have built-in congestion control mechanisms. This means that applications can send data at a constant rate without being throttled during network congestion. This is beneficial for applications that require a steady stream of data.
3. **Broadcast and Multicast Support:** UDP supports broadcasting and multicasting, allowing data to be sent to multiple recipients simultaneously. This is useful for applications like online multiplayer games and live video broadcasts.
4. **Statelessness:** UDP is stateless, meaning it does not maintain any connection state between the client and server. This makes it simpler and more efficient for applications that do not need the reliability and connection management provided by TCP.
5. **Custom Error Handling:** Developers can implement their own error handling mechanisms tailored to the specific needs of their application, rather than relying on TCP's built-in error correction.
6. **Resource Efficiency:** UDP consumes fewer resources because it does not require the overhead of establishing and maintaining connections. This can be advantageous in environments with limited resources.

These features make UDP a suitable choice for applications where speed, low latency, and efficiency are prioritized over reliability and guaranteed delivery.

4.9.2 Q#2: Suppose that a Web server runs in Host C on port 80. Suppose this Web server uses persistent connections, and is currently receiving requests from two different Hosts, A and B. Are all of the requests being sent through the same socket at Host C? If they are being passed through different sockets, do both sockets have port 80? Discuss and explain.

When a web server on Host C uses persistent connections and receives requests from two different hosts (A and B), the requests are not sent through the same socket i.e. the Web server creates a separate "connection socket". Each connection socket # is identified with a four-tuple:

(Source IP Address, Source Port #, Destination IP Address, Destination Port #)

Here's a detailed explanation:

1. **Different Sockets for Different Connections:** Each TCP connection is uniquely identified by a combination of the source IP address, source port number, destination IP address, and destination port number. When Host A and Host B establish connections to the web server on Host C, each connection is assigned a unique socket. This means that Host C will have separate sockets for the connections from Host A and Host B.
2. **Port 80 on Host C:** Both sockets on Host C will have port 80 as the destination port because that is the port on which the web server is listening for incoming connections. However, the source ports on Hosts A and B will be different, ensuring that each connection is uniquely identified.

3. **Persistent Connections:** With persistent connections, the same TCP connection is reused for multiple HTTP requests and responses between a client and server. This reduces the overhead and cost of establishing new connections for each request. Despite this, each client (Host A and Host B) will still have its own separate persistent connection to the server.

In summary, while both connections to the web server on Host C use port 80, they are handled by different sockets, each uniquely identified by the combination of source and destination IP addresses and port numbers.

Q#3: Suppose that the round-trip delay between sender and receiver is constant and known to the sender. Would a timer still be necessary in protocol RDT 3.0, assuming that packets can be lost? Explain.

Yes, a timer would still be necessary in protocol RDT 3.0, even if the round-trip delay between the sender and receiver is constant and known to the sender. Here's why:

1. **Packet Loss Detection:** The primary role of the timer in RDT 3.0 is to detect packet loss. Even if the round-trip time (RTT) is known, packets (or their acknowledgments) can still be lost in transit. The timer allows the sender to determine if an acknowledgment (ACK) has not been received within the expected time frame, indicating a potential packet loss.
2. **Retransmission Mechanism:** When the timer expires without receiving an ACK, the sender assumes that the packet (or its ACK) has been lost and retransmits the packet. This ensures reliable data transfer by recovering from packet losses.
3. **Handling Delays:** Even with a known RTT, network conditions can vary, causing delays. The timer helps manage these variations by providing a mechanism to retransmit packets if the ACK is delayed beyond the expected RTT.

In summary, the timer is crucial for ensuring reliability in the presence of packet loss, regardless of whether the RTT is constant and known.

Q#4: Suppose Host A sends two TCP segments back-to-back to Host B over a TCP connection. The first segment has sequence number 90; the second has sequence number 110.

- a) How much data is in the first segment?
 - b) Suppose that the first segment is lost but the second segment arrives at Host B. In the acknowledgment that Host B sends to Host A, what will be the acknowledgment number?
-
- a) The first segment contains 20 bytes of data.
 - b) The Host B will send an acknowledgment number 90.

Q#5: Host A and B are directly connected with a 100 Mbps link. There is one TCP connection between the two hosts, and Host A is sending to Host B an enormous file over this connection. Host A can send its application data into its TCP socket at a rate as high as 120 Mbps but Host B can read out of its TCP receive buffer at a maximum rate of 50 Mbps. Describe the effect of TCP flow control.

Since the link capacity is only 100 Mbps, host A's sending rate can be at most 100 Mbps. Still, host A sends data into the receive buffer faster than Host B can remove data from the buffer. The receive buffer fills up at a rate of roughly 50 Mbps. When the buffer is full, Host B signals to Host A to stop sending data by setting $RcvWindow = 0$. Host A then stops sending until it receives a TCP segment with $RcvWindow > 0$. Host A will thus repeatedly stop and start sending as a function of the $RcvWindow$ values it receives from Host B. On average, the long-term rate at which Host A sends data to Host B as part of this connection is no more than 50 Mbps.

Q#6: A common base used on the internet is $b = 256$. We need 256 symbols to represent a number in this system. Instead of creating this large number of symbols, the designers of this system have used decimal numbers to represent a symbol i.e. 0 to 255. In other words, the set of symbols is:

$$S = \{0, 1, 2, \dots, 255\}$$

A number in this system is always in the format $S_1.S_2.S_3.S_4$, with four symbols and three dots that separate the symbols. This system is used to define internet addresses. An example of an address in this system is 10.200.14.72, which is equivalent to $10 \times 256^3 + 200 \times 256^2 + 14 \times 256^1 + 72 \times 256^0 = 1808830016$ in decimal. This number is called the *dotted decimal notation*.

Find the decimal value of each of the following internet addresses:

- a) 17.234.34.14
- b) 14.56.234.56
- c) 110.14.56.78
- d) 24.56.13.11

- a) $17.234.34.14 = 17 \times 256^3 + 234 \times 256^2 + 34 \times 256^1 + 14 \times 256^0 = 300556814$
- b) $14.56.234.56 = 14 \times 256^3 + 56 \times 256^2 + 234 \times 256^1 + 56 \times 256^0 = 238611000$
- c) $110.14.56.78 = 110 \times 256^3 + 14 \times 256^2 + 56 \times 256^1 + 78 \times 256^0 = 1846425678$
- d) $24.56.13.11 = 24 \times 256^3 + 56 \times 256^2 + 13 \times 256^1 + 11 \times 256^0 = 406326539$

Q#7: You are given two IP address/mask combinations, written using the prefix/length notation, and these have been assigned to two devices. Determine if these devices are on the same subnet or different ones. You can use the address/-mask of each device to determine the subnet of each address.

- Device A: 172.16.17.30/20

- Device B: 172.16.28.15/20

Determine the Subnet for Device A:

172.16.17.30 = 10101100.00010000.00010001.00011110

255.255.240.0 = 11111111.11111111.11110000.00000000

Subnet Address = 10101100.00010000.00010000.00000000 = 172.16.16.0

Looking at the address bits that have a corresponding mask bit set to one, and setting all the other address bits to zero (this is equivalent to performing a logical "AND" between the mask and address), shows you to which subnet this address belongs. In this case, Device A belongs to subnet 172.16.16.0.

Determine the Subnet for Device B: 172.16.28.15 = 10101100.00010000.00011100.00001111

255.255.240.0 = 11111111.11111111.11110000.00000000

Subnet Address = 10101100.00010000.00010000.00000000 = 172.16.16.0

We can see that both devices have been assigned addresses that are part of the same subnet.

Q#8: You are working in a company and have been asked to design a network where each subnet would contain around 50 hosts. How many subnets can you create using the Network Address of 200.100.50.0? What is the range of IP addresses for each subnet?

We can see that 200.100.50.0 is a Class C address with a default subnet mask of 255.255.255.0 or /24. The subnet mask in Binary looks like: 11111111.11111111.11111111.00000000 As we need around 50 hosts per subnet, we will dedicate at least 6 bits for the host part i.e. $2^6 = 64$, so the subnet mask can be extended up to /26 bits i.e.

11111111.11111111.11111111.11000000

Therefore, we will have four subnets in our network, as shown in the table below:

Subnet #	Subnet Address	Subnet Mask	Host IP Address Range
1	200.100.50.0	255.255.255.192	200.100.50.1 – 200.100.50.62
2	200.100.50.64	255.255.255.192	200.100.50.65 – 200.100.50.126
3	200.100.50.128	255.255.255.192	200.100.50.129 – 200.100.50.190
4	200.100.50.192	255.255.255.192	200.100.50.193 – 200.100.50.254

4.10 Practice

4.10.1 Question 1.1

Match each binary number to the equivalent positive denary integer.

Items on the left	Items on the right
1234	10011010010
1345	10101000001
1004	011111101100
1017	011111111001

Feedback: Note that the answers are all 11-bits, so the most-significant bit is $2^{10} = 1024$. In order to avoid fully converting all four numbers, we can recognize the following:

- 1234 and 1345 are both above 1024, so the MSB must be 1
 - 1234 is even, so the LSB must be 0
 - * The only option with MSB = 1 and LSB = 0 is **10011010010**
 - 1345 is odd, so the LSB must be 1
 - * The only option with MSB = 1 and LSB = 1 is **10101000001**
- 1004 and 1017 are both below 1024, so the MSB must be 0
 - 1004 is even, so the LSB must be 0
 - * The only option with MSB = 0 and LSB = 0 is **011111101100**
 - 1017 is odd, so the LSB must be 1
 - * The only option with MSB = 0 and LSB = 1 is **011111111001**

We could instead fully convert each number to binary; as an example, let's convert 1234 to binary using the **left-to-right** method:

```

?????????: 1234 - 210 = 210, so keep 210 and write 1
1?????????: 210 - 29 = -310, so keep 210 and write 0
10?????????: 210 - 28 = 46, so keep 210 and write 0
100?????????: 210 - 27 = 82, so keep 82 and write 1
1001?????????: 82 - 26 = 18, so keep 18 and write 1
10011?????????: 18 - 25 = -14, so keep 18 and write 0
100110?????: 18 - 24 = 2, so keep 2 and write 1
1001101?????: 2 - 23 = -6, so keep 2 and write 0
10011010?????: 2 - 22 = -2, so keep 2 and write 0
100110100????: 2 - 21 = 0, so write 1 in this column and 0 in all
    remaining columns
10011010010
  
```

4.10.2 1.2

#	Question
1.2	Match each binary number to the equivalent positive denary integer.

Items on the left...	...match to these items on the right.
1478	10111000110
1589	11000110101
1021	01111111101
1000	01111101000

Feedback:

- Note that the answers are all 11-bits, so the most-significant bit is $2^{10} = 1024$. In order to avoid fully converting all four numbers, we can recognize the following:
 - 1478 and 1589 are both above 1024, so the MSB must be 1
 - * 1478 is even, so the LSB must be 0
 - The only option with MSB = 1 and LSB = 0 is **10111000110**
 - * 1589 is odd, so the LSB must be 1
 - The only option with MSB = 1 and LSB = 1 is **11000110101**
 - 1000 and 1021 are both below 1024, so the MSB must be 0
 - * 1000 is even, so the LSB must be 0
 - The only option with MSB = 0 and LSB = 0 is **01111101000**
 - * 1021 is odd, so the LSB must be 1
 - The only option with MSB = 0 and LSB = 1 is **01111111101**

We could instead fully convert each number to binary; as an example, let's convert $(1021)_{10}$ to binary using the **right-to-left** method:

- ??????????2; $1021 / 2 = 510.5$, so keep 510 and write 1
- ??????????1; $510 / 2 = 255$, so keep 255 and write 0
- ??????????01; $255 / 2 = 127.5$, so keep 127 and write 1
- ??????????101; $127 / 2 = 63.5$, so keep 63 and write 1
- ??????????1101; $63 / 2 = 31.5$, so keep 31 and write 1
- ??????????11101; $31 / 2 = 15.5$, so keep 15 and write 1
- ??????????111101; $15 / 2 = 7.5$, so keep 7 and write 1
- ??????1111101; $7 / 2 = 3.5$, so keep 3 and write 1

- $???11111101; 3 / 2 = 1.5$, so keep 1 and write 1
- $??111111101; 1 / 2 = 0.5$, so write 1 in this column and 0 in all remaining columns

0111111101**4.10.3 1.2 Match each binary number to the equivalent positive denary integer.**

Items on the left...	...match to these items on the right.
1478	10111000110
1589	11000110101
1021	0111111101
1000	01111101000

Feedback:

Note that the answers are all 11-bits, so the most-significant bit is $2^{10} = 1024$. In order to avoid fully converting all four numbers, we can recognize the following:

- 1478 and 1589 are both above 1024, so the MSB must be 1
 - 1478 is even, so the LSB must be 0
 - * The only option with MSB = 1 and LSB = 0 is **10111000110**
 - 1589 is odd, so the LSB must be 1
 - * The only option with MSB = 1 and LSB = 1 is **11000110101**
- 1000 and 1021 are both below 1024, so the MSB must be 0
 - 1000 is even, so the LSB must be 0
 - * The only option with MSB = 0 and LSB = 0 is **01111101000**
 - 1021 is odd, so the LSB must be 1
 - * The only option with MSB = 0 and LSB = 1 is **0111111101**

We could instead fully convert each number to binary; as an example, let's convert 1021_{10} to binary using the **right-to-left** method:

```

?????????: 1021 / 2 = 510.5, so keep 510 and write 1
?????????1: 510 / 2 = 255, so keep 255 and write 0
?????????01: 255 / 2 = 127.5, so keep 127 and write 1
?????????101: 127 / 2 = 63.5, so keep 63 and write 1
?????????1101: 63 / 2 = 31.5, so keep 31 and write 1
????????11101: 31 / 2 = 15.5, so keep 15 and write 1

```

```

?????111101: 15 / 2 = 7.5, so keep 7 and write 1
????1111101: 7 / 2 = 3.5, so keep 3 and write 1
???11111101: 3 / 2 = 1.5, so keep 1 and write 1
??111111101: 1 / 2 = 0.5, so write 1 in this column and 0 in all
    remaining columns
01111111101

```

#	Question
2.1	In the Fetch/Execute cycle, which step involves the Arithmetic-Logic Unit (ALU) <i>performing</i> the required operation?
Correct Answer(s) Instruction Execution (EX)	
Incorrect Answers Instruction Fetch (IF), Instruction Decode (ID), Result Return (RR)	
Feedback The Arithmetic-Logic Unit performs the required operation in the Instruction Execution step of the Fetch/Execute cycle.	

#	Question
2.2	In the Fetch/Execute cycle, which step is responsible for <i>interpreting</i> the instruction?
Correct Answer(s) Instruction Decode (ID)	
Incorrect Answers Instruction Fetch (IF), Data Fetch (DF), Instruction Execution (EX)	
Feedback The instruction is interpreted in the Instruction Decode step of the Fetch/Execute cycle.	

#	Question
3.1	I am designing a binary representation of some type of real world data. What is the minimum number of bits I would need to use in my representation so that it can represent at least 67,702 different items of data? <i>(For example, if the type of data were colours, what is the minimum number of bits I would need so that I can represent at least 67,702 different colours?)</i>
Correct Answer 17	
Incorrect Answers 5, 12, 15, 16	
Feedback Using 1 bit, we can have two different codes (0 and 1), so we can represent $2 = 2^1$ different items of data. Using 2 bits, we have four different codes (00, 01, 10 and 11), so we can represent $4 = 2^2$ different items of data. Using n bits, we have 2^n different codes, so we can represent 2^n different items of data. We therefore want to compute the smallest whole number n such that $2^n \geq 67702$. To find this, we first find the fractional number m such that $2^m = 67702$; by using the laws of logarithms we have $m = \log_2(67702) \approx 16.0469...$. Therefore, the smallest whole number n is m rounded up to the next integer; i.e. $n = 17$.	

Question 4.1

What is the primary function of the **Control Unit (CU)** in a computer system?

Correct Answer Perform the Fetch and Execute Cycle

Incorrect Answers

- Perform arithmetic and logical operations
- Performing logical operations like AND, OR, and NOT
- Manage the display of output on the screen

Feedback The control unit is where the Fetch and Execute Cycle happens and during this cycle, the control unit manages the flow of data between the CPU, memory, and input/output devices.

Question 4.2

The Output Unit of a computer system is responsible for:

Correct Answer Sending processed data to output devices like printers or monitors

Incorrect Answers

- Performing basic mathematical operations like addition and subtraction
- Control the flow of data between the CPU, memory, and input/output devices
- Fetching instructions from memory

Feedback The output unit is responsible for moving processed data from the CPU to the output devices like monitors and printers.

#	Question
5.1	How would the real number -73.75 be represented as an 11-bit two's complement fixed point binary number with a 3-bit fractional part?
Correct Answer	Incorrect Answers
10110110010	01001001110, 10110110001, 11001001110
Feedback We represent -73.75 in two's complement by first representing 73.75 and then flipping all bits and adding 1 to the LSB. First, we convert 73.75 to fixed point binary using any method; as an example, let's use the modified right-to-left method for fixed point numbers. Convert the integer part of the number: • $73/2 = 36.5$, so keep 36 and write 1 • $36/2 = 18$, so keep 18 and write 0 • $18/2 = 9$, so keep 9 and write 0 • $9/2 = 4.5$, so keep 4 and write 1 • $4/2 = 2$, so keep 2 and write 0 • $2/2 = 1$, so keep 1 and write 0 • $1/2 = 0.5$, so write 1 and fill remaining with 0s So we get: 01001001.??? Convert the fractional part of the number: • $0.75 \times 2 = 1.5$, so write 1 • $0.5 \times 2 = 1.0$, so write 1, and 0 after So the full binary becomes: 01001001.110 Now, we flip all bits: 10110110.001 Finally, we add 1 to the LSB: 10110110.010 Answer: 10110110010	

#	Question
5.2	How would the real number -52.625 be represented as an 11-bit two's complement fixed point binary number with a 4-bit fractional part?
Correct Answer 10010110110	Incorrect Answers 01101001010, 10010110101, 11101001010
Feedback We represent -52.625 in two's complement by first representing 52.625 and then flipping all bits and adding 1 to the LSB. Convert the integer part of the number: • $52/2 = 26$, so keep 26 and write 0 • $26/2 = 13$, so keep 13 and write 0 • $13/2 = 6.5$, so keep 6 and write 1 • $6/2 = 3$, so keep 3 and write 0 • $3/2 = 1.5$, so keep 1 and write 1 • $1/2 = 0.5$, so write 1 and fill remaining with 0s So we get: 0110100.???? Convert the fractional part: • $0.625 \times 2 = 1.25$, so write 1 • $0.25 \times 2 = 0.5$, so write 0 • $0.5 \times 2 = 1.0$, so write 1 and 0 So we get: 0110100.1010 Flip all bits: 1001011.0101 Add 1 to LSB: 1001011.0110 Answer: 10010110110	

Question 6.1

Explain the purpose of the **Result Return (RR)** in the Fetch/Execute cycle. How does this step ensure the continuation of program execution, and why is it necessary?

*Please tick **all** correct answers.*

Correct Answers

- RR stores the result in a register or memory, making it accessible for subsequent instructions.
- RR ensures that the result is returned to a memory location or register, allowing future instructions to access or modify it.

- RR writes the result back into memory or a register, making it persist beyond the current instruction.

Incorrect Answers

- RR updates the Program Counter (PC) to point to the next instruction in memory, ensuring the program progresses.
- RR temporarily stores the result in the Arithmetic-Logic Unit (ALU) for reuse by the next instruction, ensuring high performance.
- RR will reset the Program Counter and start a new cycle.

Feedback RR doesn't update the PC directly. RR writes the result back to the memory. RR doesn't reset or change the PC.

Question 6.2

What is the purpose of the **Data Fetch (DF)** step in the Fetch/Execute cycle? How does this step ensure the correct execution of an instruction, and why is it critical for the overall operation of the CPU?

*Please tick **all** correct answers.*

Correct Answers

- DF fetches the required data or operands from memory, enabling the ALU to perform the operation specified by the instruction.
- DF is a step after the Instruction Decode and will interact with the memory.
- DF can be skipped only when the instruction does not need to fetch any operands at all.

Incorrect Answers

- DF updates the Program Counter (PC) to ensure the next instruction is executed in the correct order.
- DF writes the computed result back to memory or a register for later use by subsequent instructions.
- DF signals the Arithmetic-Logic Unit (ALU) to begin executing the operation once the data is fetched from memory.

Feedback The Program Counter is not updated during the Data Fetch phase; it's updated during Instruction Fetch or after the current instruction is executed. Writing the result back to memory is part of the Result Return (RR) phase, not Data Fetch. The ALU begins execution in the **Instruction Execution (EX)** phase, not during the Data Fetch phase.

Question 7.1

Suppose we are working on a hypothetical computer that represents real numbers as 10-bit IEEE 754 floating point numbers, with a 3-bit exponent (and exponent bias $b = 3$).

What denary number does the binary word 1001100000, which follows the above representation, represent?

Correct Answer -0.375

Incorrect Answers 0.375, 6, -6, 1.5, -1.5, 0.125, -0.125

Feedback The sign bit is 1, so we are representing a negative number.

The biased exponent = $(001)_2 = 1$, so the true exponent is $1 - 3 = -2$.

The mantissa with the hidden bit = 1.100000.

The number represented is therefore $-(1.100000 \times 2^{-2}) = -0.01100000$.

We convert this from fixed point binary to denary by calculating $-(2^{-2} + 2^{-3}) = \mathbf{-0.375}$.

Question 7.2

Suppose we are working on a hypothetical computer that represents real numbers as 10-bit IEEE 754 floating point numbers, with a 3-bit exponent (and exponent bias $b = 3$).

What denary number does the binary word 0101100100, which follows the above representation, represent?

Correct Answer 6.25

Incorrect Answers -6.25, 44.5, -44.5, 1.5625, -1.5625, 2.25, -2.25

Feedback The sign bit is 0, so we are representing a positive number.

The biased exponent = $(101)_2 = 5$, so the true exponent is $5 - 3 = 2$.

The mantissa with the hidden bit = 1.100100.

The number represented is therefore $1.100100 \times 2^2 = 110.0100$.

We convert this from fixed point binary to denary by calculating $2^2 + 2^1 + 2^{-2} = \mathbf{6.25}$.

Question 8.1

An instruction requires 2 clock cycles for fetching the instruction (IF), 1 cycle for decoding (ID), 3 cycles for data fetching (DF), 2 cycles for execution (EX), and 1 cycle for result return (RR). If a processor operates at **2 GHz**, what is the total time required (in nanoseconds) to complete the instruction? **Correct Answer** 4.5ns **Incorrect Answers** 5ns, 9ns, 18ns

Feedback The total number of cycles is 9.

At 2 GHz, each cycle takes $1/(2 \times 10^9) = 0.5\text{ns}$.

Therefore, $9 \times 0.5\text{ns} = 4.5\text{ns}$.

Question 8.2

An instruction requires 2 clock cycles for fetching the instruction (IF), 2 cycles for decoding (ID), 3 cycles for data fetching (DF), 3 cycles for execution (EX), and 2 cycles for result return (RR). If a processor operates at **4 GHz**, what is the total time required (in nanoseconds) to complete the instruction?

Correct Answer 3ns

Incorrect Answers 5ns, 12ns, 48ns

Feedback The total number of cycles is 12.

At 4 GHz, each cycle takes $1/(4 \times 10^9) = 0.25\text{ns}$.

Therefore, $12 \times 0.25\text{ns} = 3\text{ns}$.

Question 9.1

A colour mixing computer takes two colours X and Y, which are represented using the 24-bit RGB truecolour representation discussed in the lecture, as inputs. Then, it mixes the colours by computing **NOT (X OR Y)** and outputs the result as Z.

If the hexcode for the input X is #19A401 and the hexcode for the input Y is #B3D372, then what will be the hexcode for the output Z?

Correct Answer #44088C

Incorrect Answers #BBF773, #118000, #EE7FFF, #1EFFFF, #E10001, #FF20AD, #00DF52

Feedback We will first convert X and Y from hex to binary:

$$X = (\#19A401)_{16} = (000110010100000000000001)_2$$

$$Y = (\#B3D372)_{16} = (101100111101001101110010)_2$$

Then we OR these two binary strings bitwise:

$$\begin{array}{r} 000110010100000000000001 \\ \text{OR } 101100111101001101110010 \\ = 101110111101001101110011 \end{array}$$

Then we NOT the result:

$$\text{NOT } 101110111101001101110011 = 010001000010110010001100$$

Finally, we convert this back to hex:

$$(0100)_2 (0100)_2 (0000)_2 (1000)_2 (1000)_2 (1100)_2$$

$$= 4_{16} \ 4_{16} \ 0_{16} \ 8_{16} \ 8_{16} \ C_{16}$$

So, the final hex value is #44088C.

Question 9.2

A colour mixing computer takes two colours X and Y, which are represented using the 24-bit RGB truecolour representation discussed in the lecture, as inputs. Then, it mixes the colours by computing **NOT (X AND Y)** and outputs the result as Z.

If the hexcode for the input X is #FF00A9 and the hexcode for the input Y is #E12005, then what will be the hexcode for the output Z?

Correct Answer: #1EFFFF

Incorrect Answers: #BBF773, #118000, #EE7FFF, #44088C, #E10001, #00DF52

Feedback:

We will first convert X and Y from hex to binary:

$$X = (\#FF00A9)_{16} = (1111111100000000101001)_2$$

$$Y = (\#E12005)_{16} = (1110000100000000000101)_2$$

Then we AND these two binary strings bitwise:

$$1111111100000000101001 \text{ AND } 1110000100000000000101 = 1110000100000000000001$$

Then we NOT the result:

$$\text{NOT } 1110000100000000000001 = 0001111011111111111110$$

Finally, we convert this back to hex:

$$\begin{aligned} & (0001)_2 (1110)_2 (1111)_2 (1111)_2 (1111)_2 (1110)_2 \\ & = 1_{16} E_{16} F_{16} F_{16} F_{16} E_{16} \end{aligned}$$

So the final hex value is #1EFFFF.

Question 10.1

Consider the following instruction:

ADD 800, 428, 884

Explain how the instruction is executed step-by-step, specifically focusing on the Data Fetch (DF) and Instruction Execution (EX) phases.

Please tick all correct answers.

Correct Answer:

After fetching the instruction, the memory addresses 428 and 884 are used to retrieve data from the memory, which are then processed in the ALU, and the result is written to memory location 800.

Incorrect Answers:

- The ALU adds the values from memory locations 428 and 884 directly in memory, and the result is stored in memory location 800.
- The fetched values from memory are copied into the ALU, and the ALU performs the addition without using any registers.
- The instruction is fetched, decoded, and then the ALU performs the addition of values stored in the registers without involving memory.

Feedback:

The ALU will fetch the associated values from the memory and perform calculations internally (not in the memory).

The ALU cannot operate on data directly from memory without using registers. Data must be loaded into registers before the ALU performs operations.

The ALU needs to fetch the associated values from the memory before performing the execution step.

Question 10.2

Consider the following instruction:

SUB 2000, 1000, 1500

SUB is the opcode for the subtraction operation. Explain how the instruction is executed step-by-step, specifically focusing on the Data Fetch (DF) and Instruction Execution (EX) phases.

*Please tick **all** correct answers.*

Correct Answer:

After fetching the instruction, the memory addresses 1000 and 1500 are used to retrieve data from memory, which are then processed in the ALU, and the result is written to memory location 2000.

Incorrect Answers:

- The ALU calculates the values from memory locations 1000 and 1500 directly in memory, and the result is stored in memory location 2000.
- The fetched values from memory are copied into the ALU, and the ALU performs the subtraction without using any registers.
- The instruction is fetched, decoded, and then the ALU performs the subtraction of values stored in the registers without involving memory.

Feedback:

The ALU will fetch the associated values from the memory and perform calculations internally (not in the memory).

The ALU cannot operate on data directly from memory without using registers. Data must be loaded into registers before the ALU performs operations.

The ALU needs to fetch the associated values from the memory before performing the execution step.

4.11 Quiz-1

Quiz-1

4.11.1 Variation Question 1.1

Which of the following 8-bit binary words could represent -22 using the representations for negative numbers we saw in the lectures?

Tick the two correct answers. **Correct Answer(s):**

- 10010110
- 11101010

Incorrect Answers:

- 00010110
- 11101001
- 11101000

Solution & Feedback:

22 is 00010110 in 8-bit binary.

Therefore, in sign-and-magnitude representation -22 is 10010110.

For two's complement, we flip all bits to get 11101001 and then add 1 to the LSB to get the two's complement representation of -22 : 11101010.

4.11.2 Variation Question 1.2

Which of the following 8-bit binary words could represent -54 using the representations for negative numbers we saw in the lectures? Tick the two correct answers. **Correct Answer(s):**

- 10110110
- 11001010

Incorrect Answers:

- 00110110
- 11001001
- 11001000

Solution & Feedback:

54 is 00110110 in 8-bit binary.

Therefore, in sign-and-magnitude representation -54 is 10110110.

For two's complement, we flip all bits to get 11001001 and then add 1 to the LSB to get the two's complement representation of -54 : 11001010.

4.11.3 Variation Question 1.3

Which of the following 8-bit binary words could represent -38 using the representations for negative numbers we saw in the lectures? Tick the two correct answers.

Correct Answer(s):

- 10100110
- 11011010

Incorrect Answers:

- 00100110
- 11011001
- 11011000

Solution & Feedback:

38 is 00100110 in 8-bit binary.

Therefore, in sign-and-magnitude representation -38 is 10100110.

For two's complement, we flip all bits to get 11011001 and then add 1 to the LSB to get the two's complement representation of -38 : 11011010.

4.11.4 Variation Question 2.1

Which of the following statements correctly describe components or actions involved in the Fetch/Execute cycle? Tick the two correct answers.

Correct Answer(s):

- The Program Counter (PC) points to the next instruction to be fetched from memory.
- The ALU is responsible for performing computations on data.

Incorrect Answers:

- The Control Unit performs arithmetic and logical operations.
- During the Data Fetch (DF) step, data is destroyed after being fetched from memory.
- The Instruction Fetch (IF) step is where the ALU executes an instruction.

Solution & Feedback:

The Control Unit performs arithmetic and logical operations.

This is incorrect. It is ALU that performs such operations instead of the Control Unit.

During the Data Fetch (DF) step, data is destroyed after being fetched from memory.

This is incorrect. Data remains in the memory after the DF step.

The Instruction Fetch (IF) step is where the ALU executes an instruction.
This is incorrect. It should be Instruction Execution instead of Instruction Fetch.

4.11.5 Variation Question 2.2

Which of the following statements correctly describe components or actions involved in the Fetch/Execute cycle?

Tick the two correct answers.

Correct Answer(s):

- During the Data Fetch (DF) step, data values remain unchanged in the memory.
- During the Result Return (RR) step, the result is stored back into memory.

Incorrect Answers:

- The Program Counter (PC) points to the current instruction to be fetched from memory.
- The ISA performs arithmetic and logical operations.
- The Instruction Fetch (IF) step is where the ALU executes an instruction.

Solution & Feedback:

The Program Counter (PC) points to the current instruction to be fetched from memory.
This is incorrect. The PC points to the next instruction instead of the current instruction.

The ISA performs arithmetic and logical operations.
This is incorrect. It is ALU that performs such operations.

The Instruction Fetch (IF) step is where the ALU executes an instruction.
This is incorrect. It should be Instruction Execution instead of Instruction Fetch for the step where the ALU executes an instruction.

4.11.6 Variation Question 2.3

Which of the following statements correctly describe components or actions involved in the Fetch/Execute cycle?

Tick the two correct answers.

Correct Answer(s):

- The Instruction Decoder identifies the type of operation, and the operands involved in the instruction.

- During the Data Fetch (DF) step, data values remain unchanged in the memory.

Incorrect Answers:

- The Program Counter (PC) points to the next instruction to be fetched from the register.
- After the Result Return (RR) step, the result is stored back into memory.
- The Instruction Fetch (IF) step is where the ALU executes an instruction.

Solution & Feedback:

The Program Counter (PC) points to the next instruction to be fetched from the register.
This is incorrect. It is fetched from the memory instead of the register.

After the Result Return (RR) step, the result is stored back into memory.
This is incorrect. It should be "During the RR step" instead of "After."

The Instruction Fetch (IF) step is where the ALU executes an instruction.
This is incorrect. It should be Instruction Execution instead of Instruction Fetch.

4.11.7 Variation Question 3.1

Which of the following statements correctly describe aspects of the MIPS architecture and assembly language? Tick the two correct answers.

Correct Answer(s):

- MIPS assembly instructions typically use three operands for R-type instructions.
- The register \$0 always holds the value zero in MIPS.

Incorrect Answers:

- MIPS uses a single memory space for both instructions and data.
- In MIPS, memory access is permitted in any instruction type.
- MIPS does not support pipelined execution.

Solution & Feedback:

MIPS uses a single memory space for both instructions and data.
This is incorrect. MIPS uses a modified Harvard architecture with separate interfaces for instructions and data, allowing parallel access.

In MIPS, memory access is permitted in any instruction type.
This is incorrect because memory access in MIPS is restricted to load (lw) and store (sw) instruc-

tions only, aligning with its load/store architecture principle.

MIPS does not support pipelined execution.

This is incorrect. MIPS actively uses pipelining to enhance execution speed by overlapping instruction stages.

4.11.8 Variation Question 3.2

Which of the following statements correctly describe aspects of the MIPS architecture and assembly language?

Tick the two correct answers.

Correct Answer(s):

- MIPS uses two separate memory spaces for instructions and data.
- MIPS assembly instructions typically use three operands for R-type instructions.

Incorrect Answers:

- In MIPS, memory access is permitted in any instruction type.
- The register \$s0 always holds the value zero in MIPS.
- MIPS does not support pipelined execution.

Solution & Feedback:

In MIPS, memory access is permitted in any instruction type.

This is incorrect because memory access in MIPS is restricted to load (lw) and store (sw) instructions only, aligning with its load/store architecture principle.

The register \$s0 always holds the value zero in MIPS.

This is incorrect. The \$s0 register is used to store intermediate values during computations.

MIPS does not support pipelined execution.

This is incorrect. MIPS actively uses pipelining to enhance execution speed by overlapping instruction stages.

4.11.9 Variation Question 3.3

Which of the following statements correctly describe aspects of the MIPS architecture and assembly language?

Tick the two correct answers.

Correct Answer(s):

- MIPS uses two separate memory spaces for instructions and data.
- Memory access in MIPS is restricted to load (lw) and store (sw) instructions only, aligning with its load/store architecture principle.

Incorrect Answers:

- MIPS assembly instructions typically use three operands for J-type instructions.
- The register \$s0 always holds the value zero in MIPS.
- MIPS does not support pipelined execution.

Solution & Feedback:

MIPS assembly instructions typically use three operands for J-type instructions.

This is incorrect. J-type only requires Opcode and Value.

The register \$s0 always holds the value zero in MIPS.

This is incorrect. The \$s0 register is used to store intermediate values during computations.

MIPS does not support pipelined execution.

This is incorrect. MIPS actively uses pipelining to enhance execution speed by overlapping instruction stages.

4.11.10 Variation Question 4.1

Which of the following statements about compilation and interpretation is false?

Correct Answer(s):

- In general, compilation is less computationally expensive than interpretation.

Incorrect Answers:

- In general, executing an interpreted program is slower than executing a compiled program.
- Virtual machines involve both compilation and interpretation.
- In general, interpretation facilitates debugging better than compilation.

Solution & Feedback:

It is true that, in general, executing an interpreted program is slower than executing a compiled program.

It is true that virtual machines involve both compilation and interpretation.

It is true that, generally, interpretation facilitates debugging better than compilation.

It is not true that compilation is generally less computationally expensive than interpretation – compilation is generally more expensive than interpretation.

4.11.11 Variation Question 4.2

Which of the following statements about compilation and interpretation is true?

Correct Answer(s):

- In general, executing an interpreted program is slower than executing a compiled program.

Incorrect Answers:

- In general, compilation is less computationally expensive than interpretation.
- In general, compilation facilitates debugging better than interpretation.
- In general, Java Virtual Machine does not include any type of compilation and performs interpretation only.

Solution & Feedback:

It is not true that compilation is generally less computationally expensive than interpretation – compilation is generally more expensive than interpretation.

It is not true that compilation facilitates debugging better than interpretation – interpretation facilitates debugging better than compilation.

It is not true that Java Virtual Machine does not include any type of compilation and performs interpretation only. JVM invokes the Just-in-Time compilation process, whenever a code segment is executed repeatedly.

It is true that executing an interpreted program is generally slower than executing a compiled program.

4.11.12 Variation Question 4.3

Which of the following statements about compilation and interpretation is false?

Correct Answer(s):

- In general, Java Virtual Machine does not include any type of compilation and performs interpretation only.

Incorrect Answers:

- In general, executing an interpreted program is slower than executing a compiled program.
- In general, interpretation facilitates debugging better than compilation.
- In general, compilation is more computationally expensive than interpretation.

Solution & Feedback:

It is true that, in general, executing an interpreted program is slower than executing a compiled program.

It is true that, in general, compilation is more computationally expensive than interpretation.

It is true that executing an interpreted program is generally slower than executing a compiled program.

It is not true that Java Virtual Machine does not include any type of compilation and performs interpretation only. JVM invokes the Just-in-Time compilation process, whenever a code segment is executed repeatedly.

4.11.13 Variation Question 5.1

Given the following number in IEEE 754 (32-bit) floating point format with 8-bit exponent, calculate the decimal real number it represents.

1 1000 0111 001 0001 0001 0000 0000 0000

Correct Answer(s):

- -290.125

Incorrect Answers:

- -145.0625 (on subtracting 128 from exponent)
- -72.015625 (2's complement exponent + 127)
- -0.008853912 (sign-and-magnitude exponent)

Solution & Feedback:

Sign bit: 1 (-ve)

Biased Exponent: $(1000\ 0111)_2 = 135$

Real Exponent: $135 - 127 = 8$

Stored Mantissa: $(001\ 0001\ 0001\ 0000\ 0000\ 0000)_2$

Actual Mantissa: $(1.00100010001)_2$

Normalized Representation: 1.00100010001×2^8

Binary Number: 100100010.001

Decimal Value: -290.125

4.11.14 Variation Question 5.2

Given the following number in IEEE 754 (32-bit) floating point format with 8-bit exponent, calculate the decimal real number it represents.

1 1000 0100 101 0000 1000 1000 0000 0000

Correct Answer(s):

- -52.1328125

Incorrect Answers:

- -26.06640625 (on subtracting 128 from exponent)
- -13.033203125 (2's complement exponent + 127)
- -0.101821899 (sign-and-magnitude exponent)

Solution & Feedback:

Sign bit: 1 (-ve)

Biased Exponent: $(1000\ 0100)_2 = 132$

Real Exponent: $132 - 127 = 5$

Stored Mantissa: $(101\ 0000\ 1000\ 1000\ 0000\ 0000)_2$

Actual Mantissa: $(1.101000010001)_2$

Normalized Representation: $1.101000010001 \times 2^5$

Binary Number: 110100.0010001

Decimal Value: -52.1328125

4.11.15 Variation Question 5.3

Given the following number in IEEE 754 (32-bit) floating point format with 8-bit exponent, calculate the decimal real number it represents.

1 1000 1001 100 0101 1100 0110 1000 0000

Correct Answer(s):

- -1582.203125

Incorrect Answers:

- -791.1015625 (on subtracting 128 from exponent)
- -395.55078125 (2's complement exponent + 127)
- -0.003017813 (sign-and-magnitude exponent)

Solution & Feedback:

Sign bit: 1 (-ve)

Biased Exponent: $(1000\ 1001)_2 = 137$

Real Exponent: $137 - 127 = 10$

Stored Mantissa: $(100\ 0101\ 1100\ 0110\ 1000\ 0000)_2$

Actual Mantissa: $(1.1000101110001101)_2$

Normalized Representation: $1.1000101110001101 \times 2^{10}$

Binary Number: 11000101110.001101

Decimal Value: -1582.203125

4.11.16 Variation Question 6.1

Initial Memory Values (decimal):

Memory address 1000: 5

Memory address 2000: 10

Memory address 3000: 15

Memory address 4000: 20

Instructions:

- ADD 1000, 2000, 3000
- ADD 4000, 1000, 2000
- MUL 1000, 4000, 3000

Correct Answer(s):

- 525

Incorrect Answers:

- 5
- 25
- 35

Solution & Feedback:

ADD 1000, 2000, 3000 $\Rightarrow$ Address1000 = $10+15 = 25$

ADD 4000, 1000, 2000 $\Rightarrow$ Address4000 = $25+10 = 35$

MUL 1000, 4000, 3000 $\Rightarrow$ Address1000 = $35*15 = 525$

4.11.17 Variation Question 6.2

Initial Memory Values (decimal):

Memory address 1000: 0

Memory address 2000: 15

Memory address 3000: 2

Memory address 4000: 10

Instructions:

- ADD 1000, 2000, 3000
- ADD 4000, 1000, 2000
- MUL 1000, 4000, 3000

Correct Answer(s):

- 64

Incorrect Answers:

- 0
- 32
- 70

Solution & Feedback:

ADD 1000, 1000, 2000 $\Rightarrow$ Address1000 = $15+2 = 17$

ADD 4000, 1000, 3000 $\Rightarrow$ Address4000 = $17+15 = 32$

MUL 1000, 4000, 3000 $\Rightarrow$ Address1000 = $32*2 = 64$

(Note: It seems that the final correct answer is given as 64 in your quiz. Verify memory changes and multiplication steps if needed.)

4.11.18 Variation Question 6.3

Initial Memory Values (decimal):

Memory address 1000: 15

Memory address 2000: 5

Memory address 3000: 20

Memory address 4000: 10

Instructions:

- ADD 1000, 2000, 3000
- ADD 4000, 1000, 2000
- MUL 1000, 4000, 3000

Correct Answer(s):

- 600

Incorrect Answers:

- 15
- 30
- 700

Solution & Feedback:

ADD 1000, 1000, 2000 $\Rightarrow$ Address1000 = $5+20 = 25$

ADD 4000, 2000, 3000 $\Rightarrow$ Address4000 = $25+5 = 30$

ADD 3000, 4000, 3000 $\Rightarrow$ Address3000 = $30 \times 20 = 600$

(Note: Cross-check logic based on actual addition in registers.)

4.11.19 Variation Question 7.1

Consider the following MIPS code:

```

    li $t0, 1
    li $t1, &x
Loop:
    beq $t2, 0, exit
    mul $t0, $t0, $t1
    sub $t2, $t2, 1
    j loop
exit:
    sw $t0, &z

```

Assuming initial values of $x = 3$ and $y = 4$, what will be the final values of z when the code completes its execution. What value is left in $\$t2$ after the above MIPS code executes? Tick the correct answer. Answer choices:

Solution and Feedback: In this question, the initial value of $\$t0$ is 3, the initial value of $\$t1$ is 4, and the initial value of $\$t2$ is 1. In the loop: - Multiply $\$t2$ by $\$t0$ - Subtract 1 from $\$t1$ - Continue looping until $\$t1$ is 0

Initially, $\$t2 = 1$.

First loop: $\$t2 = 1 * 3 = 3$ $\$t1 = 3$

Second loop: $\$t2 = 3 * 3 = 9$ $\$t1 = 2$

Third loop: $\$t2 = 9 * 3 = 27$ $\$t1 = 1$

Fourth loop: $\$t2 = 27 * 3 = 81$ $\$t1 = 0$

Thus, the final value in $\$t2$ is 81.

4.11.20 Variation Question 7.2**Question**

Consider the following MIPS assembly code:

```

    li $t0, 1
    lw $t1, &x
    lw $t2, &y
loop:
    beq $t2, 0, exit
    mul $t0, $t0, $t1
    sub $t2, $t2, 1
    j loop
exit:

```

```
sw $t0, &z
```

Assuming initial values of $x = -4$ and $y = 3$, what will be the final values of z when the code completes its execution.

Correct Answer(s) : -64

Solution & Feedback:

The MIPS Assembly code computes the exponentiation operation, where x is the base and y contains the exponent. The result is stored in z .

The following tables shows the values of registers during execution:

\$t0 (z)	\$t1 (x)	\$t2 (y)
1	-4	3
-4	-4	2
16	-4	1
-64	-4	0

Once $\$t2$ reaches 0, the loop terminates, and the result (**-64**) is stored in z .

4.11.21 Variation Question 7.3

Variation Question

Consider the following MIPS assembly code:

```
li $t0, 1
lw $t1, &x
lw $t2, &y
loop:
    beq $t2, 0, exit
    mul $t0, $t0, $t1
    sub $t2, $t2, 1
    j loop
exit:
    sw $t0, &z
```

Assuming initial values of $x = -2$ and $y = 5$, what will be the final values of z when the code completes its execution.

Correct Answer(s) : -32

Solution & Feedback: The MIPS Assembly code computes the exponentiation operation, where x is the base and y contains the exponent. The result is stored in z. The following tables shows the values of registers during execution:

\$t0 (z)	\$t1 (x)	\$t2 (y)
1	-2	5
-2	-2	4
4	-2	3
-8	-2	2
16	-2	1
-32	-2	0

Once \$t2 reaches 0, the loop terminates, and the result (**-32**) is stored in z.

4.11.22 Variation Question 8.1

Question

Evaluate the following RPN expressions using a stack and indicate the correct answer:

3 5 8 * 7 + 4 - + **Note:** All the values in the expression above are single digit numbers.

Correct Answer(s) : 46

Solution & Feedback:

We can evaluate the RPN expression using the following steps:

Step #	Input	Stack (Top on Right)
1	3	3
2	5	3 5
3	8	3 5 8
4	*	3 40
5	7	3 40 7
6	+	3 47
7	4	3 47 4
8	-	3 43
9	+	46

The final answer is **46**.

4.11.23 Variation Question 8.2

Question

Evaluate the following RPN expressions using a stack and indicate the correct answer:

$9\ 3\ +\ 8\ 2\ *\ 7\ -\ +$

Note: All the values in the expression above are single digit numbers.

Correct Answer(s) 21

Solution & Feedback:

We can evaluate the RPN expression using the following steps:

Step #	Input	Stack (Top on Right)
1	9	9
2	3	9 3
3	+	12
4	8	12 8
5	2	12 8 2
6	*	12 16
7	7	12 16 7
8	-	12 9
9	+	21

The final answer is **21**.

Answer: 21

4.11.24 Variation Question 8.3

Question

Evaluate the following RPN expressions using a stack and indicate the correct answer: $8\ 4\ 6\ -\ *\ 3\ 9\ +\ +$

Note: All the values in the expression above are single digit numbers.

Correct Answer(s) -4

Solution & Feedback:

We can evaluate the RPN expression using the following steps:

Step #	Input	Stack (Top on Right)
1	8	8
2	4	8 4
3	6	8 4 6
4	-	8 -2
5	*	-16
6	3	-16 3
7	9	-16 3 9
8	+	-16 12
9	+	-4

The final answer is **-4**. **Answer:** -4

4.11.25 Variation 9.1

Question

Your friend tells you that they have come up with a new fixed-length representation of text characters using binary. They do not tell you anything about how the representation works.

They write the following secret message to you using this representation:

11000110100110 They then give you five options for what the message says in English. Which of the five options is represented by the secret message?

Correct Answer(s): PRESSES

Incorrect Answers: TATTOOS, MONSOON, PRECEED, RACCOON

Solution & Feedback: Each of the answers is 7 characters long, and the word is 14-bits long: therefore each character is 2-bits long. As each character is two bits long, we can only represent $2^2 = 4$ different characters using this representation: that eliminates PRECEED and RACCOON. The candidates are now TATTOOS, PRESSES or MONSOON. Repeated 2-bit codes can be used to identify which is the correct word: 11 00 01 10 10 01 10 '10' is repeated in the 4th, 5th and 7th characters; therefore, the word must be PRESSES.

4.11.26 Variation 9.2**Question**

Your friend tells you that they have come up with a new fixed-length representation of text characters using binary. They do not tell you anything about how the representation works. They write the following secret message to you using this representation:

1100011010

They then give you five options for what the message says in English. Which of the five options is represented by the secret message?

Correct Answer(s): SMALL

Incorrect Answers: GOING, RODEO, SIDED, SNARL

Solution & Feedback:

Each of the answers is 5 characters long, and the word is 10-bits long: therefore each character is 2-bits long. As each character is two bits long, we can only represent $2^2 = 4$ different characters using this representation: that eliminates SNARL.

The candidates are now GOING, RODEO, SMALL or SIDED. Repeated 2-bit codes can be used to identify which is the correct word:

11 00 01 10 10

'10' is doubled in the 4th and 5th characters; therefore, the word must be SMALL.

4.11.27 Variation 9.3**Question**

Your friend tells you that they have come up with a new fixed-length representation of text characters using binary. They do not tell you anything about how the representation works. They write the following secret message to you using this representation: 110001101000

They then give you five options for what the message says in English. Which of the five options is represented by the secret message?

Correct Answer(s): STREET

Incorrect Answers: ACCESS, COMMON, SNAPPY, CHATTY

Solution & Feedback: Each of the answers is 6 characters long, and the word is 12-bits long: therefore each character is 2-bits long. As each character is two bits long, we can only represent $2^2 = 4$ different characters using this representation: that eliminates SNAPPY and CHATTY.

The candidates are now ACCESS, COMMON or STREET. Note that the double letters in both can help identify which is the correct word:

11 00 01 10 10 00

'10' is doubled in the 4th and 5th characters; therefore, the word must be STREET.

4.11.28 Variation Question 10.1

Consider the following MIPS assembly code:

```
lw $t1, &a
lw $t2, &b
mul $t3, $t1, $t2
L1:
    bne $t1, $t2, L2
    j exit
L2:
    bgt $t1, $t2, L3
    sub $t2, $t2, $t1
    j L1
L3:
    sub $t1, $t1, $t2
    j L1
exit:
    div $t3, $t3, $t1
    sw $t3, &c
```

Assuming initial values of $a = 15$ and $b = 25$, what will be the value of c when the code completes its execution?

Correct Answer(s)

75

Solution & Feedback:

The above code implements the LCM algorithms using the following:

$LCM(a, b) = (a \times b) / GCD(a, b)$ Initially, the code computes the GCD using the following algorithm:

```
int gcd(int a, int b)
{
    while (a != b)
        if (a > b)
            a = a - b;
        else
            b = b - a;
    return a;
}
```

For $a = 15$ and $b = 25$, the following table shows how the register values will be updated:

$t1$ (a)	$t2$ (b)	$t3$ (c)
15	25	375
15	10	375
5	10	375
5	5	375

When the values of registers $t1$ and $t2$ become equal, the code jumps to exit and computes the following:

$$\text{LCM}(a, b) = (a * b) / \text{GCD}(a, b) = 375 / 5 = \mathbf{75}$$

LCM (Least Common Multiple) is the smallest positive integer that is divisible by all the given integers, while GCD (Greatest Common Divisor) is the largest positive integer that divides all the given integers without a remainder

4.11.29 Variation Question 10.2

Consider the following MIPS assembly code:

```

    lw $t1, &a
    lw $t2, &b
    mul $t3, $t1, $t2
L1:
    bne $t1, $t2, L2
    j exit
L2:
    bgt $t1, $t2, L3
    sub $t2, $t2, $t1
    j L1
L3:
    sub $t1, $t1, $t2
    j L1
exit:
    div $t3, $t3, $t1
    sw $t3, &c

```

Assuming initial values of $a = 16$ and $b = 24$, what will be the value of c when the code completes its execution?

Correct Answer(s)

48

Solution & Feedback:

The above code implements the LCM algorithms using the following:

$LCM(a, b) = (a * b) / GCD(a, b)$ Initially, the code computes the GCD using the following algorithm:

```
int gcd(int a, int b)
{
    while (a != b)
        if (a > b)
            a = a - b;
        else
            b = b - a;
    return a;
}
```

For $a = 15$ and $b = 25$, the following table shows how the register values will be updated:

$t1(a)$	$t2(b)$	$t3(c)$
16	24	384
16	8	384
8	8	384

When the values of registers $t1$ and $t2$ become equal, the code jumps to exit and computes the following:

$$LCM(a, b) = (a * b) / GCD(a, b) = 384 / 8 = \mathbf{48}$$

4.11.30 Variation 10.3

Question Consider the following MIPS assembly code:

```
lw $t1, &a
lw $t2, &b
mul $t3, $t1, $t2
L1:
    bne $t1, $t2, L2
    j exit
L2:
    bgt $t1, $t2, L3
    sub $t2, $t2, $t1
    j L1
L3:
    sub $t1, $t1, $t2
    j L1
```

```

exit:
    div $t3, $t3, $t1
    sw $t3, &c

```

Assuming initial values of $a = 9$ and $b = 15$, what will be the value of c when the code completes its execution?

Correct Answer(s): 45

Incorrect Answers: 48, 75, 135, 375, 384 **Solution & Feedback:**

The above code implements the LCM algorithms using the following:

$\text{LCM}(a, b) = (a * b) / \text{GCD}(a, b)$ Initially, the code computes the GCD using the following algorithm:

```

int gcd(int a, int b)
{
    while (a != b)
        if (a > b)
            a = a - b;
        else
            b = b - a;
    return a;
}

```

For $a = 15$ and $b = 25$, the following table shows how the register values will be updated:

$t1$ (a)	$t2$ (b)	$t3$ (c)
9	15	135
9	6	135
3	6	135
3	3	135

When the values of registers $t1$ and $t2$ become equal, the code jumps to exit and computes the following:

$$\text{LCM}(a, b) = (a * b) / \text{GCD}(a, b) = 135 / 3 = \mathbf{45}$$

4.12 Quiz-2

4.12.1 Variation 1.1

Question: Which of the following are roles of an Operating System (OS)? Please select the **two** correct answers.

Correct Answer(s)	Incorrect Answers
Managing hardware resources.	Designing hardware components like CPUs and GPUs.
Acting as a resource manager for CPU, memory, and storage.	Enhancing the speed of computer hardware.
	Ensuring the physical security of the computer system.

Solution & Feedback:

- **Managing hardware resources:** The OS manages hardware resources such as the CPU, memory, and I/O devices to ensure they are allocated effectively to running programs.
- **Acting as a resource manager for CPU, memory, and storage:** One of the primary roles of an OS is to act as a resource manager, ensuring efficient use of system resources.
- **Designing hardware components like CPUs and GPUs:** The OS is software and does not design hardware. Hardware design is the responsibility of engineers and manufacturers.
- **Enhancing the speed of computer hardware:** The OS can optimize resource utilization but cannot physically increase hardware speed, which is determined by the hardware's design.
- **Ensuring the physical security of the computer system:** The OS can enforce software-level security, such as user authentication and encryption, but physical security is handled by external measures like locks or surveillance.

4.12.2 Variation 1.2

- **Question:** Which of the following are roles of an Operating System (OS)? Please select the two correct answers.

Correct Answer(s)	Incorrect Answers
Enabling software applications to run efficiently. Providing an interface between users and hardware	Enhancing the speed of computer hardware. Preventing hardware from overheating. Ensuring the physical security of the computer system.

- **Solution & Feedback:**

- **Enabling software applications to run efficiently:** The OS provides necessary services, such as memory management and scheduling, to ensure software applications run smoothly.
- **Providing an interface between users and hardware:** The OS provides an abstraction layer that simplifies user interaction with the underlying hardware.
- **Enhancing the speed of computer hardware:** The OS can optimize resource utilization but cannot physically increase hardware speed, which is determined by the hardware's design.
- **Preventing hardware from overheating:** While the OS may monitor hardware temperatures and trigger system shutdowns to prevent damage, actual prevention of overheating depends on physical components like cooling systems.
- **Ensuring the physical security of the computer system:** The OS can enforce software-level security, such as user authentication and encryption, but physical security is handled by external measures like locks or surveillance.

4.12.3 Variation 1.3

- **Question:** Which of the following are roles of an Operating System (OS)? Please select the two correct answers.

Correct Answer(s)	Incorrect Answers
Managing hardware resources. Enabling software applications to run efficiently.	Enhancing the speed of computer hardware. Ensuring the physical security of the computer system. Designing hardware components like CPUs and GPUs.

• **Solution & Feedback:**

- **Managing hardware resources:** The OS manages hardware resources such as the CPU, memory, and I/O devices to ensure they are allocated effectively to running programs.
- **Enabling software applications to run efficiently:** The OS provides necessary services, such as memory management and scheduling, to ensure software applications run smoothly.
- **Enhancing the speed of computer hardware:** The OS can optimize resource utilization but cannot physically increase hardware speed, which is determined by the hardware's design.
- **Ensuring the physical security of the computer system:** The OS can enforce software-level security, such as user authentication and encryption, but physical security is handled by external measures like locks or surveillance.
- **Designing hardware components like CPUs and GPUs:** The OS is software and does not design hardware. Hardware design is the responsibility of engineers and manufacturers.

4.12.4 Variation 2.1

- **Question:** Which of the following statements are true about algorithm complexity? Please select the two correct answers.

Correct Answer(s)	Incorrect Answers
Algorithm complexity measures the efficiency of an algorithm in terms of time and space. Time complexity often focuses on the worst-case scenario for large input sizes.	Big-O notation is used to describe the exact number of operations in an algorithm. The complexity class $O(1)$ represents logarithmic growth. Algorithm complexity is only relevant for programs implemented in a specific programming language.

• **Solution & Feedback:**

- **Algorithm complexity measures the efficiency of an algorithm in terms of time and space:** Algorithm complexity assesses both the time required and the memory used by an algorithm as functions of input size.
- **Time complexity often focuses on the worst-case scenario for large input sizes:** Worst-case analysis ensures that the algorithm performs acceptably even in the most demanding scenarios, which is critical for reliability.
- **Big-O notation is used to describe the exact number of operations in an algorithm:** Big-O notation describes the growth rate or complexity class, not the exact number of operations.
- **The complexity class $O(1)$ represents logarithmic growth:** $O(1)$ represents constant time complexity, meaning the algorithm's performance does not depend on the input size.
- **Algorithm complexity is only relevant for programs implemented in a specific programming language:** Algorithm complexity is independent of programming languages and measures the theoretical efficiency of the algorithm itself, not its implementation.

4.12.5 Variation 2.2

- **Question:** Which of the following statements are true about algorithm complexity? Please select the two correct answers.

Correct Answer(s)	Incorrect Answers
$O(n^2)$ describes an algorithm where the number of operations grows quadratically with input size. In algorithm design, the programmer often needs to balance considerations of time and space complexity.	Big-O notation is used to describe the exact number of operations in an algorithm. The complexity class $O(1)$ represents logarithmic growth. Algorithm complexity is only relevant for programs implemented in a specific programming language.

- **Solution & Feedback:**
 - **$O(n^2)$ describes an algorithm where the number of operations grows quadratically with input size:** This is the definition of quadratic complexity, common in algorithms like bubble sort.
 - **In algorithm design, the programmer often needs to balance considerations of time and space complexity:** For example, using extra memory (space) for caching can reduce the number of operations (time), and vice versa.
 - **Big-O notation is used to describe the exact number of operations in an algorithm:** Big-O notation describes the growth rate or complexity class, not the exact number of operations.

- **The complexity class $O(1)$ represents logarithmic growth:** $O(1)$ represents constant time complexity, meaning the algorithm's performance does not depend on the input size.
- **Algorithm complexity is only relevant for programs implemented in a specific programming language:** Algorithm complexity is independent of programming languages and measures the theoretical efficiency of the algorithm itself, not its implementation.

Variation 2.3

- **Question:** Which of the following statements are true about algorithm complexity? Please select the **two** correct answers.

Correct Answer(s)	Incorrect Answers
Exponential complexity ($O(2^n)$) is generally considered intractable for large inputs.	Big-O notation is used to describe the exact number of operations in an algorithm.
Time complexity often focuses on the worst-case scenario for large input sizes.	The complexity class $O(1)$ represents logarithmic growth.
	Algorithm complexity is only relevant for programs implemented in a specific programming language.

- **Solution & Feedback:**
 - **Exponential complexity ($O(2^n)$) is generally considered intractable for large inputs:** Exponential algorithms grow so rapidly with input size that they become impractical for anything beyond small inputs.
 - **Time complexity often focuses on the worst-case scenario for large input sizes:** Worst-case analysis ensures that the algorithm performs acceptably even in the most demanding scenarios, which is critical for reliability.
 - **Big-O notation is used to describe the exact number of operations in an algorithm:** Big-O notation describes the growth rate or complexity class, not the exact number of operations.
 - **The complexity class $O(1)$ represents logarithmic growth:** $O(1)$ represents constant time complexity, meaning the algorithm's performance does not depend on the input size.
 - **Algorithm complexity is only relevant for programs implemented in a specific programming language:** Algorithm complexity is independent of programming languages and measures the theoretical efficiency of the algorithm itself, not its implementation.

Variation 3.1

- **Question:** Which of the following statements about interrupts are true? Please select the three correct answers.

Correct Answer(s)	Incorrect Answers
Interrupts can be triggered by both hardware and software	Interrupts cannot be triggered by software
The hardware triggers interrupts by sending a signal to the CPU	Hardware can only trigger interrupts at specific times
Hardware can trigger an interrupt at any time	

• **Solution & Feedback:**

- Interrupts can be triggered by hardware (for example, a mouse click) or software (for example, when a program tries to access a file, which leads to a system call).
- Hardware may trigger an interrupt at any time by sending a signal to the CPU.

4.12.6 Variation 3.2

- **Question:** Which of the following statements about interrupts are true? Please select the three correct answers.

Correct Answer(s)	Incorrect Answers
Interrupts can be triggered by both hardware and software	Interrupts cannot be triggered by hardware
Software triggers interrupts by executing a special instruction	Interrupts are triggered in kernel mode only
System calls are invoked using software interrupts	

• **Solution & Feedback:**

- Interrupts can be triggered by hardware (for example, a mouse click) or software (for example, when a program tries to access a file, which leads to a system call).
- Software triggers an interrupt by executing a special operation – to make a system call and switch to kernel mode.

4.12.7 Variation 3.3

- **Question:** Which of the following statements about interrupts are true? Please select the three correct answers.

Correct Answer(s)	Incorrect Answers
Interrupts can be triggered by both hardware and software	When an interrupt occurs, the CPU waits until the current process is completed before transferring control to the interrupt service routine
When an interrupt occurs, the CPU immediately stops what it is doing and transfers control to the interrupt service routine	Hardware can only trigger interrupts at specific times
Hardware devices can trigger an interrupt at any time	

• **Solution & Feedback:**

- The CPU reacts to an interrupt by stopping what it is doing and immediately transferring execution to a fixed location (usually containing the starting address of the interrupt service routine).
- Hardware may trigger an interrupt at any time by sending a signal to the CPU.

4.12.8 Variation 4.1

- **Question:** For which ones of the following tasks, we can define an algorithm? Please select the three correct answers.

Correct Answer(s)	Incorrect Answers
Searching for an Element	Predicting the Future Human Behaviour
Finding the Greatest Common Divisor	Defining Artistic Creativity
Navigating a Robot in a Grid with Obstacles	

• **Solution & Feedback:**

- **Searching for an Element:** Find the position of a specific value in a data structure. Example: Binary Search, Linear Search.
- **Finding the Greatest Common Divisor:** Algorithm: Euclidean Algorithm.
- **Navigating a Robot in a Grid with Obstacles:** Algorithm: A* Pathfinding.
- **Predicting the Future Human Behaviour:** Human actions are influenced by emotions, free will, and other unpredictable factors, making them non-algorithmic.
- **Defining Artistic Creativity:** Creativity is subjective and context-dependent, making it hard to encapsulate in a deterministic algorithm.

4.12.9 Variation 4.2

- **Question:** For which ones of the following tasks, we can define an algorithm? Please select the three correct answers.

Correct Answer(s)	Incorrect Answers
Finding the Shortest Path	Understanding Human Consciousness
Solving Systems of Linear Equations	Determining the Morality of Actions
Recognizing Handwritten Digits	

- **Solution & Feedback:**

- **Finding the Shortest Path:** Calculate the shortest path between two nodes in a graph. Example: Dijkstra's Algorithm, A* Algorithm.
- **Solving Systems of Linear Equations:** Algorithms: Gaussian Elimination, LU Decomposition.
- **Recognizing Handwritten Digits:** Algorithm: Convolutional Neural Networks (CNNs).
- **Understanding Human Consciousness:** There is no algorithm to fully model or understand subjective experiences and consciousness.
- **Determining the Morality of Actions:** Morality involves subjective cultural, social, and personal values, which cannot be universally defined or computed.

4.12.10 Variation 4.3

- **Question:** For which ones of the following tasks, we can define an algorithm? Please select the three correct answers.

Correct Answer(s)	Incorrect Answers
Solving a Maze Puzzle	Defining Universal Humor
Calculating Factorials for Large Numbers	Fully Translating Poetry Between Languages
Face Detection in Images	

- **Solution & Feedback:**

- **Solving a Maze Puzzle:** Navigate through a maze to find the exit. Example: Depth-First Search (DFS), Breadth-First Search (BFS).
- **Calculating Factorials for Large Numbers:** Algorithm: Iterative or recursive multiplication, or using modular arithmetic for efficiency.
- **Face Detection in Images:** Algorithms: Viola-Jones Framework, Haar Cascades.
- **Defining Universal Humor:** Humor is context-sensitive and depends on cultural, emotional, and individual preferences, which cannot be universally quantified.

- **Fully Translating Poetry Between Languages:** Poetry involves cultural nuances, emotions, and artistic interpretation that cannot be perfectly captured by deterministic rules.

4.12.11 Variation 5.1

- **Question:** Consider the following processes with their burst times and arrival times:

Process	Arrival Time (ms)	Burst Time (ms)
P1	0	5
P2	2	3
P3	4	8
P4	26	6

Using the **First-Come-First-Served (FCFS)** scheduling algorithm, what is the **average waiting time**?

Correct Answer(s)	Incorrect Answers
1.75	5.5 2.5 3 4.25

- **Solution & Feedback:**

- **Step 1: Calculate the finish time for each process:**

$$\text{Finish Time (P1)} = \text{Arrival Time (P1)} + \text{Burst Time (P1)} = 0 + 5 = 5$$

$$\text{Finish Time (P2)} = \max(\text{Finish Time (P1)}, \text{Arrival Time (P2)}) + \text{Burst Time (P2)} = 5 + 3 = 8$$

$$\text{Finish Time (P3)} = \max(\text{Finish Time (P2)}, \text{Arrival Time (P3)}) + \text{Burst Time (P3)} = 8 + 8 = 16$$

$$\text{Finish Time (P4)} = \max(\text{Finish Time (P3)}, \text{Arrival Time (P4)}) + \text{Burst Time (P4)} = 26 + 6 = 32$$

- **Step 2: Calculate the waiting time (W) for each process: $W = \text{Start Time} - \text{Arrival Time}$**

$$W1 = 0 - 0 = 0$$

$$W2 = 5 - 2 = 3$$

$$W3 = 8 - 4 = 4$$

$$W4 = 26 - 26 = 0$$

- **Step 3: Calculate the average:**

$$\text{Average Waiting Time} = \frac{0 + 3 + 4 + 0}{4} = 1.75$$

4.12.12 Variation 5.2

- **Question:** Consider the following processes with their burst times and arrival times:

Process	Arrival Time (ms)	Burst Time (ms)
P1	0	3
P2	1	5
P3	5	6
P4	16	9

Using the **First-Come-First-Served (FCFS)** scheduling algorithm, what is the **average waiting time**?

Correct Answer(s)	Incorrect Answers
1.25	5.75 3 2.75 3.25

- **Solution & Feedback:**

- **Step 1: Calculate the finish time for each process:**

$$\text{Finish Time (P1)} = \text{Arrival Time (P1)} + \text{Burst Time (P1)} = 0 + 3 = 3$$

$$\text{Finish Time (P2)} = \max(\text{Finish Time (P1)}, \text{Arrival Time (P2)}) + \text{Burst Time (P2)} = 3 + 5 = 8$$

$$\text{Finish Time (P3)} = \max(\text{Finish Time (P2)}, \text{Arrival Time (P3)}) + \text{Burst Time (P3)} = 8 + 6 = 14$$

$$\text{Finish Time (P4)} = \max(\text{Finish Time (P3)}, \text{Arrival Time (P4)}) + \text{Burst Time (P4)} = 16 + 9 = 25$$

- **Step 2: Calculate the waiting time (W) for each process: $W = \text{Start Time} - \text{Arrival Time}$**

$$W1 = 0 - 0 = 0$$

$$W2 = 3 - 1 = 2$$

$$W3 = 8 - 5 = 3$$

$$W4 = 16 - 16 = 0$$

- **Step 3: Calculate the average:**

$$\text{Average Waiting Time} = \frac{0 + 2 + 3 + 0}{4} = 1.25$$

4.12.13 Variation 5.3

- **Question:** Consider the following processes with their burst times and arrival times:

Process	Arrival Time (ms)	Burst Time (ms)
P1	0	8
P2	2	5
P3	5	6
P4	20	9

Using the **First-Come-First-Served (FCFS)** scheduling algorithm, what is the **average waiting time**?

Correct Answer(s)	Incorrect Answers
3.5	7 3.75 3.25 6.25

• **Solution & Feedback:**

– **Step 1: Calculate the finish time for each process:**

$$\text{Finish Time (P1)} = \text{Arrival Time (P1)} + \text{Burst Time (P1)} = 0 + 8 = 8$$

$$\text{Finish Time (P2)} = \max(\text{Finish Time (P1), Arrival Time (P2)}) + \text{Burst Time (P2)} = 8 + 5 = 13$$

$$\text{Finish Time (P3)} = \max(\text{Finish Time (P2), Arrival Time (P3)}) + \text{Burst Time (P3)} = 13 + 6 = 19$$

$$\text{Finish Time (P4)} = \max(\text{Finish Time (P3), Arrival Time (P4)}) + \text{Burst Time (P4)} = 20 + 9 = 29$$

– **Step 2: Calculate the waiting time (W) for each process: $W = \text{Start Time} - \text{Arrival Time}$**

$$W1 = 0 - 0 = 0$$

$$W2 = 8 - 2 = 6$$

$$W3 = 13 - 5 = 8$$

$$W4 = 20 - 20 = 0$$

– **Step 3: Calculate the average:**

$$\text{Average Waiting Time} = \frac{0 + 6 + 8 + 0}{4} = 3.5$$

4.12.14 Variation 6.1

• **Question:** What is the complexity of the following algorithm?

```
def compute_result(arr):
    n = len(arr)
    result = 0
    for i in range(n):
        for j in range(i + 1, n):
            result += arr[i] * arr[j]
    for k in range(n):
        result += arr[k]
```

```
return result
```

Correct Answer(s)	Incorrect Answers
$O(n^2)$	$O(\log(n))$ $O(n)$ $O(n \log(n))$ $O(n^3)$

• **Solution & Feedback:**

- The total number of instructions is $1 + 1 + n * n/2 + n + 1 = (1/2)n^2 + n + 3$.
- The quadratic term $(1/2)n^2$ dominates, as it grows faster than the linear term (n) or the constant term (3).
- Therefore, ignoring the constant factor (1/2), the algorithm is in the $O(n^2)$ complexity class.

4.12.15 Variation 6.2

• **Question:** What is the complexity of the following algorithm?

```
def compute_result(arr):
    n = len(arr)
    result = 0
    for i in range(n):
        for j in range(i + 1, n):
            result += arr[i] * arr[j]
    for k in range(n):
        result += arr[k]
    return result
\end{verbatim}

\begin{tabular}{|l|l|}
\hline
\textbf{Correct Answer(s)} & \textbf{Incorrect Answers} \\
\hline
 $O(n^2)$  &  $O(\log(n))$  \\
&  $O(n)$  \\
&  $O(n \log(n))$  \\
&  $O(n^3)$  \\
\hline
\end{tabular}
```

• **Solution & Feedback:**

- The total number of instructions is $1 + 1 + n * (n/2 + n) + 1 = (3/2)n^2 + 3$.
- The quadratic term $(3/2)n^2$ dominates, as it grows faster than the constant term (3).

- Therefore, ignoring the constant factor $(3/2)$, the algorithm is in the $O(n^2)$ complexity class.

4.12.16 Variation 6.3

- **Question:** What is the complexity of the following algorithm?

```
def compute_result(arr):
    n = len(arr)
    result = 0
    for i in range(n):
        for j in range(i + 1, n):
            result += arr[i] * arr[j]
        for k in range(n):
            result += arr[k]
    return result
```

Correct Answer(s)	Incorrect Answers
$O(n^3)$	$O(\log(n))$ $O(n)$ $O(n \log(n))$ $O(n^2)$

- **Solution & Feedback:**

- The total number of instructions is $1 + 1 + n * (n/2 + n^2) = n^3 + (1/2)n^2 + 2$.
- The cubic term n^3 dominates, as it grows faster than the quadratic term $(1/2)n^2$ and constant term (2) .
- Therefore, the algorithm is in the $O(n^3)$ complexity class.

4.12.17 Variation 7.1

- **Question:** You have written a program that has a fixed startup time, and it uses an algorithm which you know is $O(n^3)$. You have tested this program with 1 data item, and it takes 150 ms to execute. With 1000 data items it takes 450 ms to run. Estimate how long (in ms) this program will take for 4000 data items?

Correct Answer(s)	Incorrect Answers
19350 ms	24450 ms (taking 3^4 instead of 4^3) 28800 ms (no fixed startup cost i.e. 64×450) 1350 ms (fixed + 4×300) 1800 ms (4 times the cost of 1000 i.e. 4×450)

• **Solution & Feedback:**

- With 1 item it takes 150 ms. This is approx. the fixed cost of the algorithm.
- With $n=1000$ it takes 450 ms: 150 ms startup time + 300 ms to process the 1000 items.
- The main algorithm is $O(n^3)$. Therefore, if we have 4 times as much data i.e. 4000 items, we can estimate that it will take $4^3 = 64$ times as long to execute that part of the program + the fixed startup time.
- Therefore, it will take $150 + 64 \times 300 = 150 + 19200 = 19350$ ms.

4.12.18 Variation 7.2

- **Question:** You have written a program that has a fixed startup time, and it uses an algorithm which you know is $O(n^4)$. You have tested this program with 1 data item, and it takes 120 ms to execute. With 500 data items it takes 300 ms to run. Estimate how long (in ms) this program will take for 1500 data items?

Correct Answer(s)	Incorrect Answers
14700 ms	11640 ms (taking 4^3 instead of 3^4) 24300 ms (no fixed startup cost i.e. 81×300) 660 ms (fixed + 3×180) 900 ms (3 times the cost of 500 i.e. 3×300)

• **Solution & Feedback:**

- With 1 item it takes 120 ms. This is approx. the fixed cost of the algorithm.
- With $n=500$ it takes 300 ms: 120 ms startup time + 180 ms to process the 500 items.
- The main algorithm is $O(n^4)$. Therefore, if we have 3 times as much data i.e. 1500 items, we can estimate that it will take $3^4 = 81$ times as long to execute that part of the program + the fixed startup time.
- Therefore, it will take $120 + 81 \times 180 = 120 + 14580 = 14700$ ms.

4.12.19 Variation 7.3

- **Question:** You have written a program that has a fixed startup time, and it uses an algorithm which you know is $O(n^5)$. You have tested this program with 1 data item, and it takes 80 ms to execute. With 700 data items it takes 230 ms to run. Estimate how long (in ms) this program will take for 2100 data items?

Correct Answer(s)	Incorrect Answers
36530 ms	18830 ms (taking 5^3 instead of 3^5) 55890 ms (no fixed startup cost i.e. 243×230) 530 ms (fixed + 3×150) 690 ms (3 times the cost of 230 i.e. 3×230)

- **Solution & Feedback:**
 - With 1 item it takes 80 ms. This is approx. the fixed cost of the algorithm.
 - With $n=700$ it takes 230 ms: 80 ms startup time + 150 ms to process the 700 items.
 - The main algorithm is $O(n^5)$. Therefore, if we have 3 times as much data i.e. 2100 items, we can estimate that it will take $3^5 = 243$ times as long to execute that part of the program + the fixed startup time.
 - Therefore, it will take $80 + 243 \times 150 = 80 + 36450 = 36530$ ms.

4.12.20 Variation 8.1

Question

Consider a processor with 3 levels of memory, Level 1 Cache, Level 2 Main Memory (RAM) and Level 3 Secondary Storage (Disk) as represented in the figure below:

- **Level 1 (Cache):** Access time = 5 ns, Hit ratio = 0.85
- **Level 2 (RAM):** Access time = 100 ns, Hit ratio = 0.75
- **Level 3 (Disk):** Access time = 4 ms

Level 1 (Cache) has an access time of 5ns, Level 2 (RAM) has an access time of 100ns, and Level 3 (Disk) has an access time of 4ms. The hit-ratios for Cache and RAM are 0.85 & 0.75, respectively.

If a data item is not found at one level, it is fetched from the next level and the reference restarts.

What is the average time (in nanoseconds) required to access a referenced word in this system?

Correct Answer(s)	Incorrect Answers
150,020 ns	170 ns (assuming 4 ms = 4000 ns)
Options	1,000,109.25 ns (using incorrect probabilities)
	1,000,079.25 ns (using incorrect probabilities & access times)
	150,015.50 ns (using incorrect access times)

Solution & Feedback The average memory access time (AMAT) is calculated as:

$$\text{AMAT} = (\text{Hit Ratio}_1 \times \text{Time}_1) + (\text{Miss Ratio}_1 \times \text{Hit Ratio}_2 \times \text{Time}_2) + (\text{Miss Ratio}_1 \times \text{Miss Ratio}_2 \times \text{Time}_3)$$

where:

- Time_1 (Cache hit): 5 ns
- Time_2 (RAM access after cache miss): 5 ns + 100 ns = 105 ns
- Time_3 (Disk access after RAM miss): 5 ns + 100 ns + 4 ms = 4,000,105 ns

Substituting the values:

$$0.85 \times 5 + 0.15 \times 0.75 \times 105 + 0.15 \times 0.25 \times 4,000,105 = 150,020 \text{ ns}$$

Key Points:

- The disk access time (4 ms) dominates the average time due to its magnitude.
- The hit/miss ratios must be applied sequentially.
- All access times include the overhead of restarting the reference from the top level.

4.12.21 Variation 8.2

Question Consider a processor with 3 levels of memory:

- **Level 1 (Cache):** Access time = 7 ns, Hit ratio = 0.75
- **Level 2 (RAM):** Access time = 150 ns, Hit ratio = 0.90
- **Level 3 (Disk):** Access time = 5 ms

Calculate the average access time (in ns) for a referenced word.

Correct Answer	Incorrect Answers
125,044.50 ns	169.50 ns (assuming 5 ms = 5000 ns)
Options	500,162.25 ns (incorrect probabilities)
	500,140.25 ns (incorrect probabilities/access times)
	125,039 ns (incorrect access times)

Solution

$$\begin{aligned}
 \text{AMAT} &= 0.75 \times 7 + 0.25 \times 0.90 \times (7 + 150) \\
 &\quad + 0.25 \times 0.10 \times (7 + 150 + 5,000,000) \\
 &= 125,044.50 \text{ ns}
 \end{aligned}$$

4.12.22 Variation 8.3**Question** Memory hierarchy with:

- **Cache:** 10 ns, Hit ratio = 0.80
- **RAM:** 200 ns, Hit ratio = 0.60
- **Disk:** 3 ms

Solution

$$0.80 \times 10 + 0.20 \times 0.60 \times 210 + 0.20 \times 0.40 \times 3,000,210 = 240,050 \text{ ns}$$

4.12.23 Variation 9.1**Question** What is the complexity of the following algorithm:

```

def some_fun(n):
    result = 0
    if n < 0:
        for i in range(abs(n)):
            for j in range(i + 1, n):
                result += i*j
            for k in range(n):
                result += k
    else:
        result = recursive_fun(n)
    return result

def recursive_fun(n):
    if n <= 1:

```

```

        return 1
    else:
        count = 0
        for i in range(n):
            count += recursive_fun(i)
        return count

```

Correct Answer(s)	Incorrect Answers
$O(2^n)$	$O(n^2)O(n\log n)O(n^3)$

Solution & Feedback In the some_fun function, the time complexity for $n < 0$ is $O(n^3)$, but the recursive_fun function has a much worse time complexity as explained below:

Base Case: When $n=1$, the function returns a constant value ($O(1)$).

- $T(0) = O(1)$
- $T(1) = O(1)$

Recursive Case: For $n > 1$, each iteration of the loop, the function calls itself with input i :

- At $T(2)$, we make $2^2 - 1 = 3$ recursive calls.
- At $T(3)$, we make $2^3 - 1 = 7$ recursive calls.

So, in general, $T(n) = 2^n - 1$. Hence the overall time complexity is $O(2^n)$.

4.12.24 Variation 9.2

Question What is the complexity of the following algorithm:

```

def some_fun(n):
    result = 0
    if n < 0:
        for i in range(abs(n)):
            for j in range(n):
                result += i*j
    else:
        result = recursive_fun(n)
    return result

def recursive_fun(n):
    if n <= 1:
        return 1
    else:
        count = 0
        for i in range(n):

```

```

        count += recursive_fun(i)
    return count

```

Correct Answer(s)	Incorrect Answers
$O(2^n)$	$O(n^2)$ $O(n \log n)$ $O(n^3)$

Solution & Feedback In the some_fun function, the time complexity for $n \geq 0$ is $O(n^2)$, but the recursive_fun function has a much worse time complexity as explained below:

Base Case: When $n = 1$, the function returns a constant value ($O(1)$).

- $T(0) = O(1)$
- $T(1) = O(1)$

Recursive Case: For $n \geq 1$, each iteration of the loop, the function calls itself with input i :

- At $T(2)$, we make $2^2 - 1 = 3$ recursive calls.
- At $T(3)$, we make $2^3 - 1 = 7$ recursive calls.

So, in general, $T(n) = 2^n - 1$. Hence the overall time complexity is $O(2^n)$.

4.12.25 Variation 9.3

Question What is the complexity of the following algorithm:

```

def some_fun(n):
    result = 0
    if n < 0:
        for i in range(abs(n)):
            result += i
    else:
        result = recursive_fun(n)
    return result

def recursive_fun(n):
    if n <= 1:
        return 1
    else:
        count = 0
        for i in range(n):
            count += recursive_fun(i)
        return count

```

Correct Answer(s)	Incorrect Answers
$O(2^n)$	$O(n^2)$ $O(n \log n)$ $O(n^3)$

Solution & Feedback In the some_fun function, the time complexity for $n < 0$ is $O(n)$, but the recursive_fun function has a much worse time complexity as explained below:

Base Case: When $n \leq 1$, the function returns a constant value ($O(1)$).

- $T(0) = O(1)$
- $T(1) = O(1)$

Recursive Case: For $n \geq 1$, each iteration of the loop, the function calls itself with input i :

- At $T(2)$, we make $2^2 - 1 = 3$ recursive calls.
- At $T(3)$, we make $2^3 - 1 = 7$ recursive calls.

So, in general, $T(n) = 2^n - 1$. Hence the overall time complexity is $O(2^n)$.

4.12.26 Variation 10.1

Question

Consider the following table that shows the history of CPU burst times for four processes (P1, P2, P3, and P4). The CPU burst times are measured in milliseconds, and exponential averaging is used to predict the next CPU burst. The initial prediction (T_0) for each process is 10 ms, and the value of α is 0.25.

Process	Actual Burst (t_0)	Predicted Burst (T_1)	Actual Burst (t_1)	Predicted Burst (T_2)
P1	14	?	7	?
P2	6	?	9	?
P3	2	?	4	?
P4	18	?	16	?

Calculate the next predicted CPU burst times (T_1 and T_2) for each process using exponential averaging and select the correct options from below.

Note: The options are listed in $P_x [T_1, T_2]$ format.

Correct Answer(s)	Incorrect Answers
P1 [11, 10]; P2 [9, 9]; P3 [8, 7]; P4 [12, 13]	P1 [11, 9.25]; P2 [9, 9.75]; P3 [8, 8.5]; P4 [12, 11.5] P1 [13, 8.5]; P2 [7, 8.5]; P3 [4, 4]; P4 [16, 16] P1 [13, 7.75]; P2 [7, 9.25]; P3 [4, 5.5]; P4 [16, 14.5]

Solution & Feedback We compute the predicted CPU burst times using:

$$T_{n+1} = \alpha \times t_n + (1 - \alpha) \times T_n$$

Process	Actual Burst (t_0)	Predicted Burst (T_1)	Actual Burst (t_1)	Predicted Burst (T_2)
P1	14	$14 \times 0.25 + 10 \times 0.75 = 11$	7	$7 \times 0.25 + 11 \times 0.75 = 10$
P2	6	9	9	9
P3	2	8	4	7
P4	18	12	16	13

4.12.27 Variation 10.2

Question Consider the following table with initial prediction (T_0) = 5 ms and $\alpha = 0.40$:

Process	Actual Burst (t_0)	Predicted Burst (T_1)	Actual Burst (t_1)	Predicted Burst (T_2)
P1	10	?	12	?
P2	15	?	24	?
P3	5	?	10	?
P4	20	?	16	?

Correct Answer(s)	Incorrect Answers
P1 [7, 9]; P2 [9, 15]; P3 [5, 7]; P4 [11, 13]	P1 [7, 7.8]; P2 [9, 12.6]; P3 [5, 7]; P4 [11, 9.4] P1 [8, 10.4]; P2 [11, 18.8]; P3 [5, 8]; P4 [14, 15.2] P1 [8, 9.2]; P2 [11, 16.4]; P3 [5, 8]; P4 [14, 11.6]

Solution & Feedback Calculations with $\alpha = 0.40$:

Process	t_0	T_1	t_1	T_2
P1	10	7	12	9
P2	15	9	24	15
P3	5	5	10	7
P4	20	11	16	13

4.12.28 Variation 10.3

Question Consider the following table with initial prediction (T_0) = 20 ms and $\alpha = 0.60$:

Process	Actual Burst (t_0)	Predicted Burst (T_1)	Actual Burst (t_1)	Predicted Burst (T_2)
P1	8	?	14	?
P2	10	?	16	?
P3	15	?	12	?
P4	5	?	6	?

Correct Answer(s)	Incorrect Answers
P1 [12.8, 13.52]; P2 [14, 15.2]; P3 [17, 14]; P4 [11, 8]	P1 [12.8, 16.4]; P2 [14, 17.6]; P3 [17, 15.2]; P4 [11, 11.6] P1 [15.2, 14.72]; P2 [16, 16]; P3 [18, 15.6]; P4 [14, 10.8] P1 [15.2, 17.6]; P2 [16, 18.4]; P3 [18, 16.8]; P4 [14, 14.4]

Solution & FeedbackCalculations with $\alpha = 0.60$:

Process	t_0	T_1	t_1	T_2
P1	8	12.8	14	13.52
P2	10	14	16	15.2
P3	15	17	12	14
P4	5	11	6	8

4.13 Quiz-3**4.13.1 Variation 1.1**

Question: Which of the following statements about race conditions are correct? Please select the two correct answers.

Correct Answer(s):

- Race conditions occur when multiple processes access shared resources without proper synchronization.
- The outcome of a race condition depends on the order of execution of processes.

Incorrect Answers:

- Race conditions can be avoided by allowing processes to update shared data simultaneously.
- Race conditions are harmless and do not affect program behavior.
- Locks or synchronization mechanisms completely prevent race conditions.

Solution & Feedback:

- Race conditions can be avoided by allowing processes to update shared data simultaneously.
Incorrect, as simultaneous updates without proper synchronization cause race conditions, rather than avoiding them.
- Race conditions are harmless and do not affect program behavior.
Incorrect, because race conditions can lead to unexpected and incorrect program behavior, which can be hard to debug.
- Locks or synchronization mechanisms completely prevent race conditions.
Incorrect because improper or incomplete use of locks or synchronization mechanisms can still lead to race conditions.

4.13.2 Variation 1.2

Question: Which of the following statements about race conditions are correct? Please select the two correct answers.

Correct Answer

- Race conditions arise when multiple processes read and write shared data.
- Race conditions can occur due to context switches at arbitrary times.

Solution & Feedback:

- The order of execution in race conditions is predictable and consistent. [cite: 138] Incorrect, as the execution order in race conditions is often unpredictable. [cite: 139]
- Processes operating with outdated information contribute to race conditions. [cite: 140] Incorrect, as the outdated information is a consequence of the race conditions, not the cause. [cite: 140]
- Using multiple threads eliminates the possibility of race conditions. [cite: 141] Incorrect, as multiple threads often introduce race conditions if not synchronized properly. [cite: 141]

4.13.3 Variation 1.3

Question Which of the following statements about race conditions are correct? Please select the two correct answers.

Correct Answer

- Shared data may become inconsistent.
- The final value of shared data depends on the order of execution.

Solution & Feedback:

- Race conditions simplify the debugging process for concurrent systems. [cite: 142] Incorrect, as debugging becomes harder due to non-deterministic and unpredictable behavior. [cite: 142]
- Processes involved in a race condition always produce the same results. [cite: 142] Incorrect, as the results are often different depending on execution order. [cite: 142]

- Using multiple threads eliminates the possibility of race conditions. [cite: 142] Incorrect, as multiple threads often introduce race conditions if not synchronized properly. [cite: 142]

4.13.4 Variation 2.1

Question Socket addresses are made up of IP addresses and another identifier. The purpose of the other identifier is to uniquely identify...

Correct Answer(s)	Incorrect Answers
...a particular application process running on a given host machine on the network. [cite: 143]	...a particular host machine on the network. [cite: 143] ...a host machine running a given application on the network. [cite: 143] ...a particular application process, and the host machine running it, on the network. [cite: 143]

4.13.5 Variation 2.2

Question Socket addresses are made up of port numbers and another identifier. The purpose of the other identifier is to uniquely identify...

Correct Answer(s)	Incorrect Answers
...a particular host machine on the network. [cite: 144]	...a particular application process running on a given host machine on the network. [cite: 144] ...a host machine and a given user on the network. [cite: 144] ...a particular application process, and the host machine running it, on the network. [cite: 144]

4.13.6 Variation 2.3

Question Socket addresses are made up of two identifiers. The purpose of this combination is to uniquely identify...

Correct Answer(s)	Incorrect Answers
...a particular application process, and the host machine running it, on the network.	...a particular host machine on the network. ...a particular application process on the network. ...a particular host machine and a user on the network.

Solution & Feedback: Socket address are made up of IP addresses (which uniquely identify a particular host machine on the network) and port numbers (which uniquely identify a particular application process running on a given host machine on the network). When combined, they uniquely identify a particular application process, and the host machine running it, on the network.

4.13.7 Variation 3.1

Question A host machine is communicating with an HTTP/1.1 server. Tick the two correct statements about the Transport Layer protocol used in this communication session.

Correct Answer(s)	Incorrect Answers
The protocol establishes a logical connection between the host and the server. The protocol provides flow and congestion controls.	The protocol is a best-effort service. The protocol's header is 8 bytes.

4.13.8 Variation 3.2

Question A host machine is communicating with an SMTP mail server. Tick the two correct statements about the Transport Layer protocol used in this communication session.

Correct Answer(s)	Incorrect Answers
The protocol utilises sequence and acknowledgement numbers.	The protocol is connectionless.
The protocol provides flow and congestion controls.	The protocol's header is 8 bytes.

4.13.9 Variation 3.3

Question A host machine is communicating with a DNS server. Tick the two correct statements about the Transport Layer protocol used in this communication session.

Correct Answer(s)	Incorrect Answers
The protocol is connectionless.	The protocol utilises sequence and acknowledgement numbers.
The protocol's header is 8 bytes.	The protocol establishes a logical connection between the host and the server.

Solution & Feedback: HTTP/1.1 and SMTP use the TCP Transport Layer protocol. TCP is a connection-oriented protocol which provides a variety of transport services, such as flow and congestion controls and the utilizations of sequence and acknowledgement numbers to support reliable data transfer. Meanwhile, DNS uses UDP, which is a best-effort, connectionless Transport Layer protocol which has fewer transport services and, thus, a more lightweight header (only 8 bytes).

4.13.10 Variation 4.1

Question Suppose Host A wants to send a large file to Host B. The path from Host A to Host B has four links of rates $R_1 = 700$ Kbps, $R_2 = 3$ Mbps, $R_3 = 500$ Kbps and $R_4 = 2$ Mbps. Assuming no other traffic in the network, approximately, how long will it take (in seconds) to transfer a file of 1400 MiB from Host A to Host B?

Please note: 1 MiB = 1024 KiB, and 1 KiB = 1024 bytes (for file sizes) 1 Mbps = 1,000 Kbps and 1 Kbps = 1,000 bits/sec (for network)

Correct Answer(s)	Incorrect Answers
23488.10 sec	2936.01 sec 3914.68 sec 489.33 sec

Solution & Feedback: Effective throughput on this

network will be 500 Kbps (the lowest rate). File size (in KiB) = $1400 \times 1024 = 1433600$ KiB

File size (in Bytes) = $1433600 \times 1024 = 1468006400$ Bytes

File size (in Bits) = $1468006400 \times 8 = 11744051200$ Bits

File transfer time will be = $11744051200 / (500 \times 1000) = 23488.10$ seconds.

Variation 4.2

Question Suppose Host A wants to send a large file to Host B. The path from Host A to Host B has four links of rates $R_1 = 800$ Kbps, $R_2 = 600$ Kbps, $R_3 = 3$ Mbps and $R_4 = 5$ Mbps. Assuming no other traffic in the network, approximately, how long will it take (in seconds) to transfer a file of 1500 MiB from Host A to Host B?

Please note:

1 MiB = 1024 KiB and 1 KiB = 1024 bytes (for file sizes) 1 Mbps = 1,000 Kbps and 1 Kbps = 1,000 bits/sec (for network)

Correct Answer(s)	Incorrect Answers
20971.52 sec	2621.44 sec 2516.58 sec 314.57 sec

Solution & Feedback:

Effective throughput on this network will be 600 Kbps (the lowest rate).

File size (in KiB) = $1500 \times 1024 = 1536000$ KiB

File size (in Bytes) = $1536000 \times 1024 = 1572864000$ Bytes

File size (in Bits) = $1572864000 \times 8 = 12582912000$ Bits

File transfer time will be = $12582912000 / (600 \times 1000) = 20971.52$ seconds.

4.13.11 Variation 4.3

Question Suppose Host A wants to send a large file to Host B. The path from Host A to Host B has four links of rates $R_1 = 900$ Kbps, $R_2 = 800$ Kbps, $R_3 = 3$ Mbps and $R_4 = 700$ Kbps. Assuming

no other traffic in the network, approximately, how long will it take (in seconds) to transfer a file of 1700 MiB from Host A to Host B?

Please note:

1 *MiB* = 1024 *KiB*, and 1 *KiB* = 1024 bytes (for file sizes) 1 *Mbps* = 1,000 Kbps and 1 *Kbps* = 1,000 *bits/sec* (for network)

Correct Answer(s)	Incorrect Answers
20372.33 sec [cite: 158]	2546.54 sec (forgot to convert filesize to bits) 4753.54 sec (uses highest rate) 594.19 sec (uses highest rate & incorrect filesize)

Effective throughput on this network will be 700 Kbps (the lowest rate).

File size (in KiB) = $1700 \times 1024 = 1740800$ KiB

File size (in Bytes) = $1740800 \times 1024 = 1782579200$ Bytes

File size (in Bits) = $1782579200 \times 8 = 14260633600$ Bits

File transfer time will be = $14260633600 / (700 \times 1000) = 20372.33$ seconds.

4.13.12 Variation 5.1

Question Which of the following features of a Transport Layer protocol is used by the client to detect that it has received a message from the server containing a bit error?

Correct Answer(s)	Incorrect Answers
Checksums	Sequence numbers Acknowledgement numbers Retransmission timers Byte stream None of the other options

4.13.13 Variation 5.2

Question Which of the following features of a Transport Layer protocol is used by the client to tell the server that it is missing one or more packets?

Correct Answer(s)	Incorrect Answers
Acknowledgement numbers	Sequence numbers Checksums Retransmission timers Byte stream None of the other options

4.13.14 Variation 5.3

Question Which of the following features of a Transport Layer protocol is used to ensure the messages are received by the server in the order in which they were sent?

Correct Answer(s)	Incorrect Answers
None of the other options	Checksums Retransmission timers Byte stream Sequence numbers Acknowledgements numbers

Solution & Feedback: The Internet has a variety of inherent unreliabilities. Bit errors can be detected using checksums (both in UDP & TCP) and reported by acknowledging messages that have been received via their sequence numbers (TCP only). If a client detects (using sequence numbers) that it is missing one or more packets, it will use acknowledgement numbers to inform the server about the missing packets. The retransmission timer (in TCP) prevents us from resending unacknowledged packets too early. The packets are sent in-order using a byte stream; however, note that none of these options can account for the order the packets are received at the destination. The transport layer protocol (TCP) usually implements re-ordering mechanism using sequence numbers before delivering them the application layer.

4.13.15 Variation 6.1

Question Router X has the following forwarding table:

Using Longest Prefix Matching, deduce which output port of Router X a packet with IP destination 167.53.11.90 will be transferred to.

Destination IP Address Range	Output Port
10100111.00110101.001100...	1
01110000.10101100.10...	2
10100111.00110101.01...	3
10100111.001100...	4
10100111.00110101.0001...	5
otherwise	6

Correct Answer(s)

5

Solution & Feedback: First, we convert the IP address into binary: 10100111.00110101.00001011.01011010. Then, we look at each IP address range and check how many prefix bits of the IP address match the range (underlined).

10100111.00110101.00001011.01011010

- 10100111.00110101.001100... matches an 18-bit prefix of the address
- 01110000.10101100.10... does not match a prefix of the address
- 10100111.00110101.01... matches a 17-bit prefix of the address
- 10100111.001100... matches a 13-bit prefix of the address
- 10100111.00110101.0001... matches a 19-bit prefix of the address

The longest prefix matched therefore corresponds to the range and the packet is sent to output port 5.

4.13.16 Variation 6.2

Question Router X has the following forwarding table: Using Longest Prefix Matching, deduce which output port of Router X a packet with IP destination 85.209.126.1 will be transferred to.

Destination IP Address Range	Output Port
01010101.11010001.01110...	1
01010101.11010001.0111100...	2
1011...	3
01010101.11010001.01011001...	4
01010101.1101001...	5
otherwise	6

Correct Answer(s)

2

Solution & Feedback:

First, we convert the IP address into binary: 01010101.11010001.01111110.00000001. Then, we look at each IP address range and check how many prefix bits of the IP address match the range (underlined).

- 01010101.11010001.01110... matches a 20-bit prefix of the address
- 01010101.11010001.0111100... matches a 21-bit prefix of the address
- 1011... does not match a prefix of the address
- 01010101.11010001.01011001... matches an 18-bit prefix of the address
- 01010101.1101001... matches a 14-bit prefix of the address

The longest prefix matched therefore corresponds to the range and the packet is sent to output port 2.

4.13.17 Variation 6.3

Question	Router X has the following forwarding table: Using Longest Prefix Matching, deduce which output port of Router X a packet with IP destination 1.88.5.200 will be transferred to.
Output Port	Destination IP Address Range
1	00000001.01011110.000...
2	00000001.01010...
3	00000001.11111000.0000...
4	00000001.01011011...
5	100000...
6	otherwise
Correct Answer(s)	Incorrect Answers
4	1 2 3 5 6

Solution & Feedback:

First, we convert the IP address into binary: 00000001.01011000.00000101.11001000. Then, we look at each IP address range and check how many prefix bits of the IP address match the range (underlined).

- 00000001.01011110.000... matches a 13-bit prefix of the address
- 00000001.01010... matches a 12-bit prefix of the address

- 00000001.11111000.0000... matches an 8-bit prefix of the address
- 00000001.01011011... matches a 14-bit prefix of the address
- 100000... does not match a prefix of the address

The longest prefix matched therefore corresponds to the range and the packet is sent to output port 4.

4.13.18 Variation 7.1

Question

Suppose that Alice and Bob are customers in a bank. Alice currently has a balance of \$300 and Bob has a balance of \$700. They make the following transactions: Alice transfers \$200 to Bob and Bob transfers \$600 to Alice, using two different processes that use the following code:

Process for Alice (P1):

1. $B = \text{Balance}(\text{Bob})$
2. $A = \text{Balance}(\text{Alice})$
3. $\text{SetBalance}(\text{Bob}, B + \$200)$
4. $\text{SetBalance}(\text{Alice}, A - \$200)$

Process for Bob (P2):

1. $A = \text{Balance}(\text{Alice})$
2. $B = \text{Balance}(\text{Bob})$
3. $\text{SetBalance}(\text{Alice}, A + \$600)$
4. $\text{SetBalance}(\text{Bob}, B - \$600)$

If there is no mutual exclusion and all steps can be interleaved, what is the minimum amount that Alice can end up with in her bank account after both processes are executed? You can assume that variables A and B are in shared memory and can be modified by either process.

Correct Answer(s)

\$100

Solution & Feedback:

The following sequence of instructions execution would result in a minimum balance for Alice:

P1 executes:

1. $B = \text{Balance}(\text{Bob})$ [$B = 700$]
2. $A = \text{Balance}(\text{Alice})$ [$A = 300$]

P2 executes:

1. $A = \text{Balance}(\text{Alice})$ [$A = 300$]
2. $B = \text{Balance}(\text{Bob})$ [$B = 700$]
3. $\text{SetBalance}(\text{Alice}, A + \$600)$ [$A = 900$]
4. $\text{SetBalance}(\text{Bob}, B - \$600)$ [$B = 100$]

P1 executes:

3. $\text{SetBalance}(\text{Bob}, B + \$200)$ [$B = 900$]
4. $\text{SetBalance}(\text{Alice}, A - \$200)$ [$A = 100$]

This sequence of executions will end up with \$100 in Alice's account.

4.13.19 Variation 7.2

Question Suppose that Alice and Bob are customers in a bank. Alice currently has a balance of \$500 and Bob has a balance of \$900. They make the following transactions: Alice transfers \$300 to Bob and Bob transfers \$400 to Alice, using two different processes that use the following code:

Process for Alice (P1):

1. $B = \text{Balance}(\text{Bob})$
2. $A = \text{Balance}(\text{Alice})$
3. $\text{SetBalance}(\text{Bob}, B + \$300)$
4. $\text{SetBalance}(\text{Alice}, A - \$300)$

Process for Bob (P2):

1. $A = \text{Balance}(\text{Alice})$
2. $B = \text{Balance}(\text{Bob})$
3. $\text{SetBalance}(\text{Alice}, A + \$400)$
4. $\text{SetBalance}(\text{Bob}, B - \$400)$

If there is no mutual exclusion and all steps can be interleaved, what is the minimum amount that Alice can end up with in her bank account after both processes are executed? You can assume that variables A and B are in shared memory and can be modified by either process.

Correct Answer(s) \$200

Solution & Feedback: The following sequence of instructions execution would result in a minimum balance for Alice:

P1 executes:

1. $B = \text{Balance}(\text{Bob})$ [$B = 900$]
2. $A = \text{Balance}(\text{Alice})$ [$A = 500$]

P2 executes:

1. $A = \text{Balance}(\text{Alice})$ [$A = 500$]
2. $B = \text{Balance}(\text{Bob})$ [$B = 900$]
3. $\text{SetBalance}(\text{Alice}, A + \$400)$ [$A = 900$]
4. $\text{SetBalance}(\text{Bob}, B - \$400)$ [$B = 500$]

P1 executes:

3. $\text{SetBalance}(\text{Bob}, B + \$300)$ [$B = 1200$]
4. $\text{SetBalance}(\text{Alice}, A - \$300)$ [$A = 200$]

This sequence of executions will end up with \$200 in Alice's account.

4.13.20 Variation 7.3

Question Suppose that Alice and Bob are customers in a bank. Alice currently has a balance of \$600 and Bob has a balance of \$800. They make the following transactions: Alice transfers \$300 to Bob and Bob transfers \$700 to Alice, using two different processes that use the following code:

Process for Alice (P1):

1. $B = \text{Balance}(\text{Bob})$
2. $A = \text{Balance}(\text{Alice})$
3. $\text{SetBalance}(\text{Bob}, B + \$300)$
4. $\text{SetBalance}(\text{Alice}, A - \$300)$

Process for Bob (P2):

1. $A = \text{Balance}(\text{Alice})$
2. $B = \text{Balance}(\text{Bob})$
3. $\text{SetBalance}(\text{Alice}, A + \$700)$
4. $\text{SetBalance}(\text{Bob}, B - \$700)$

If there is no mutual exclusion and all steps can be interleaved, what is the minimum amount that Alice can end up with in her bank account after both processes are executed? You can assume that variables A and B are in shared memory and can be modified by either process.

Correct Answer(s) \$300

Solution & Feedback: The following sequence of instructions execution would result in a minimum balance for Alice:

P1 executes:

1. $B = \text{Balance}(\text{Bob})$ [$B = 800$]
2. $A = \text{Balance}(\text{Alice})$ [$A = 600$]

P2 executes:

1. $A = \text{Balance}(\text{Alice})$ [$A = 600$]
2. $B = \text{Balance}(\text{Bob})$ [$B = 800$]
3. $\text{SetBalance}(\text{Alice}, A + \$700)$ [$\text{Alice} = 1300$]
4. $\text{SetBalance}(\text{Bob}, B - \$700)$ [$\text{Bob} = 100$]

P1 executes:

3. $\text{SetBalance}(\text{Bob}, B + \$300)$ [$\text{Bob} = 1100$]
4. $\text{SetBalance}(\text{Alice}, A - \$300)$ [$\text{Alice} = 300$]

This sequence of executions will end up with \$300 in Alice's account.

4.13.21 Variation Question 8.1


A computer virus has infected the vast majority of Root DNS servers globally, except for the two Root DNS servers located in China Mainland (due to the Great Firewall), which remain unaffected. Fortunately, the virus only impacts Root DNS servers, leaving Top-Level Domain (TLD) DNS servers and Authoritative Domain servers unharmed. Students at the University of Birmingham wish to resolve the DNS query for Amazon's website. The following data is provided:

Round Trip Times (RTT):

- Local DNS to Root DNS: 10 ms
- Root DNS to TLD DNS: 30 ms
- TLD DNS to Authoritative DNS: 50 ms

Query and Response Times:

- Local DNS querying the Root DNS server: 1 RTT
- Root DNS referring to the TLD DNS server: 3 RTT
- TLD DNS referring to the Authoritative DNS server: 2 RTT



To simplify the problem, assume the above data remain constant regardless of which server, in any country, is being contacted. Additionally, the first Root DNS server query always targets the geographically closest server. If this query fails, it randomly selects another Root DNS server, which hasn't been tried before. What is the shortest and the longest possible time for a Local DNS server to resolve the query via the recursive approach as shown below?

Correct Answer(s)

Shortest: 210 ms

Longest: 310 ms

Solution & Feedback:

Shortest Time: Since all Root DNS servers outside China are inaccessible, the first query will fail. [cite: 70, 71, 72, 73] The Local DNS will then retry until it successfully connects to one of the Chinese Root DNS servers:

- Failed attempt to the nearest Root DNS server: $1 * 10 = 10$ ms
- Successful query to a Chinese Root DNS server: $1 * 10 = 10$ ms
- Root DNS to TLD DNS: $3 * 30 = 90$ ms
- TLD DNS to Authoritative DNS: $2 * 50 = 100$ ms

Total (shortest) = $10 + 10 + 90 + 100 = 210$ ms

Longest Time: If the Local DNS server sequentially attempts all Root DNS servers, assuming 11 of them fail before reaching the [cite: 72, 73] two working ones in China:

- Failed attempts to the 11 inaccessible Root DNS servers (there are two root servers in China, so need to try 11 times before reaching a server in China Mainland): $11 * 1 * 10 = 110$ ms

- Successful attempt to one of the China Mainland DNS servers: $1 * 10 = 10$ ms
- Root DNS to TLD DNS: $3 * 30 = 90$ ms
- TLD DNS to Authoritative DNS: $2 * 50 = 100$ ms

Total (longest) = $110 + 10 + 90 + 100 = 310$ ms

Variation Question 8.2

A computer virus has infected the vast majority of Root DNS servers globally, except for the two Root DNS servers located in China Mainland (due to the Great Firewall), which remain unaffected. [cite: 74, 75, 76, 77, 78, 79, 80, 81] Fortunately, the virus only impacts Root DNS servers, leaving Top-Level Domain (TLD) DNS servers and Authoritative Domain servers unharmed. [cite: 74, 75, 76, 77, 78, 79, 80, 81] Students at the University of Birmingham wish to resolve the DNS query for Amazon's website. [cite: 74, 75, 76, 77, 78, 79, 80, 81] The following data is provided:

Round Trip Times (RTT):

- Local DNS to Root DNS: 20 ms
- Root DNS to TLD DNS: 40 ms
- TLD DNS to Authoritative DNS: 10 ms

Query and Response Times:

- Local DNS querying the Root DNS server: 1 RTT
- Root DNS referring to the TLD DNS server: 2 RTT
- TLD DNS referring to the Authoritative DNS server: 3 RTT

To simplify the problem, assume the above data remain constant regardless of which server, in any country, is being contacted. [cite: 74, 75, 76, 77, 78, 79, 80, 81] Additionally, the first Root DNS server query always targets the geographically closest server. [cite: 74, 75, 76, 77, 78, 79, 80, 81] If this query fails, it randomly selects another Root DNS server, which hasn't been tried before. [cite: 74, 75, 76, 77, 78, 79, 80, 81] What is the shortest and the longest possible time for a Local DNS server to resolve the query via the recursive approach as shown below?

Correct Answer(s)

Shortest: 150 ms

Longest: 350 ms

Solution & Feedback:

Shortest Time: Since all Root DNS servers outside China are inaccessible, the first query will fail. [cite: 82, 83, 84] The Local DNS will then retry until it successfully connects to one of the Chinese Root DNS servers:

- Failed attempt to the nearest Root DNS server: $1 * 20 = 20$ ms
- Successful query to a Chinese Root DNS server: $1 * 20 = 20$ ms
- Root DNS to TLD DNS: $2 * 40 = 80$ ms
- TLD DNS to Authoritative DNS: $3 * 10 = 30$ ms

Total (shortest) = $20 + 20 + 80 + 30 = 150$ ms

Longest Time: If the Local DNS server sequentially attempts all Root DNS servers, assuming 11 of them fail before reaching the [cite: 82, 83, 84] two working ones in China:

- Failed attempts to the 11 inaccessible Root DNS servers (there are two root servers in China, so need to try 11 times before reaching to a server in China Mainland): $11 * 1 * 20 = 220$ ms
- Successful attempt to one of the China Mainland DNS servers: $1 * 20 = 20$ ms
- Root DNS to TLD DNS: $2 * 40 = 80$ ms
- TLD DNS to Authoritative DNS: $3 * 10 = 30$ ms

Total (longest) = $220 + 20 + 80 + 30 = 350$ ms

4.13.22 Variation Question 8.3

A computer virus has infected the vast majority of Root DNS servers globally, except for the two Root DNS servers located in China Mainland (due to the Great Firewall), which remain unaffected. [cite: 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] Fortunately, the virus only impacts Root DNS servers, leaving Top-Level Domain (TLD) DNS servers and Authoritative Domain servers unharmed. [cite: 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] Students at the University of Birmingham wish to resolve the DNS query for Amazon's website.

The following data is provided:

Round Trip Times (RTT):

- Local DNS to Root DNS: 40 ms
- Root DNS to TLD DNS: 20 ms
- TLD DNS to Authoritative DNS: 25 ms

Query and Response Times:

- Local DNS querying the Root DNS server: 5 RTT
- Root DNS referring to the TLD DNS server: 3 RTT
- TLD DNS referring to the Authoritative DNS server: 1 RTT

To simplify the problem, assume the above data remain constant regardless of which server, in any country, is being contacted. [cite: 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] Additionally, the first Root DNS server query always targets the geographically closest server. [cite: 85, 86, 87, 88,

89, 90, 91, 92, 93, 94, 95] If this query fails, it randomly selects another Root DNS server, which hasn't been tried before. [cite: 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] What is the shortest and the longest possible time for a Local DNS server to resolve the query via the recursive approach as shown below?

Correct Answer(s)

Shortest: 485 ms

Longest: 2485 ms

Solution & Feedback:

Shortest Time: Since all Root DNS servers outside China are inaccessible, the first query will fail. [cite: 93, 94, 95] The Local DNS will then retry until it successfully connects to one of the Chinese Root DNS servers:

- Failed attempt to the nearest Root DNS server: $5 * 40 = 200$ ms
- Successful query to a Chinese Root DNS server: $5 * 40 = 200$ ms
- Root DNS to TLD DNS: $3 * 20 = 60$ ms
- TLD DNS to Authoritative DNS: $1 * 25 = 25$ ms

Total (shortest) = $200 + 200 + 60 + 25 = 485$ ms

Longest Time: If the Local DNS server sequentially attempts all Root DNS servers, assuming 11 of them fail before reaching the [cite: 93, 94, 95] two working ones in China:

- Failed attempts to the 11 inaccessible Root DNS servers (there are two root servers in China, so need to try 11 times before reaching to a server in China Mainland): $11 * 5 * 40 = 2200$ ms
- Successful attempt to one of the China Mainland DNS servers: $5 * 40 = 200$ ms
- Root DNS to TLD DNS: $3 * 20 = 60$ ms
- TLD DNS to Authoritative DNS: $1 * 25 = 25$ ms

Total (longest) = $2200 + 200 + 60 + 25 = 2485$ ms

4.13.23 Variation Question 9.1

An Application Layer protocol called 2BMP (2 Byte Messaging Protocol) operates on source port 15119, destination port 34875 and encodes all its messages as two bytes. [cite: 96, 97, 98, 99, 100] Its associated Transport Layer protocol is UDP. [cite: 96, 97, 98, 99, 100] Following the method we discussed in the lecture, compute the checksum of the following 2BMP message's associated UDP segment: 11111111 11110100 **Correct Answer(s)** Incorrect Answers 00111110010101110 1100001101010001 1100001101010000 0011111001010111 **Solution & Feedback:** Step 1. [cite: 97, 98, 99, 100] Split the UDP segment into 16-bit chunks. [cite: 97, 98, 99, 100] Source port

$= (15119)_{10} = 0011101100001111$ Destination port $= (34875)_{10} = 1000100000111011$ Length $= (8 + 2)_{10} = (10)_{10} = 0000000000001010$ Message $= 111111111110100$ Step 2. [cite: 97, 98, 99, 100] Add the segments and add any carry bits back in to the LSB Source port + destination port $= X$ $0011101100001111 + 1000100000111011 = 1100001101001010$ Length + message $= Y$ $0000000000001010 + 111111111111100 = 1000000000000110 = 000000000000111$ $X + Y$ $1100001101001010 + 000000000000111 = 1100001101010001$ Step 3. [cite: 97, 98, 99, 100] NOT the result to compute the checksum. [cite: 97, 98, 99, 100] $\text{NOT}(1100001101010001) = 0011110010101110$

4.13.24 Variation Question 9.2

An Application Layer protocol called 16bMP (16 bit Messaging Protocol) operates on source port 59776, destination port 11005 and encodes all its messages as sixteen bits (i.e. two bytes). [cite: 100, 101] Its associated Transport Layer protocol is UDP. [cite: 101] Following the method we discussed in the lecture, compute the checksum of the following 16bMP message's associated UDP segment: 00111100 11100010 **Correct Answer(s)** **Incorrect Answers** 1010111010010101 1000011000111010 0101000101101001 1010111010010110 **Solution & Feedback:** Step 1. Split the UDP segment into 16-bit chunks. [cite: 101, 102] Source port $= (59776)_{10} = 1110100110000000$ Destination port $= (11005)_{10} = 0010101011111101$ Length $= (8 + 2)_{10} = (10)_{10} = 0000000000001010$ Message $= 0011110011100010$ Step 2. Add the segments and add any carry bits back in to the LSB Source port + destination port $= X$ $1110100110000000 + 0010101011111101 = 10001010001111101 = 0001010001111110$ Length + message $= Y$ $0000000000001010 + 0011110011100010 = 0011110011101100$ $X + Y$ $0001010001111110 + 0011110011101100 = 0101000101101010$ Step 3. NOT the result to compute the checksum. [cite: 102, 103, 104] $\text{NOT}(0101000101101010) = 1010111010010101$

4.13.25 Variation Question 9.3

An Application Layer protocol called 4NMP (4 nibble Messaging Protocol) operates on source port 32311, destination port 49555 and encodes all its messages as four nibbles (i.e. two bytes). Its associated Transport Layer protocol is UDP. Following the method we discussed in the lecture, compute the checksum of the following 4NMP message's associated UDP segment: 10101010 11100101

Correct Answer

0001010101000101

Solution & Feedback:

Step 1. Split the UDP segment into 16-bit chunks.

```

Source port
= (32311)10
= 0111111000110111
Destination port
= (49555)10
= 1100000110010011
Length
```

```
= (8 + 2) 10
= (10) 10
= 0000000000001010
Message
= 1010101011100101
```

Step 2. Add the segments and add any carry bits back in to the LSB

```
Source port + destination port = X
0111111000110111
+ 1100000110010011
=10011111111001010
= 0011111111001011
Length + message = Y
0000000000001010
+ 1010101011100101
= 1010101011101111
X + Y
0011111111001011
+ 1010101011101111
= 1110101010111010
```

Step 3. NOT the result to compute the checksum.

```
NOT(1110101010111010)
= 0001010101000101
```

4.13.26 Variation Question 10.1

Question

A company has 428 hosts on its network. The IP address of one host machine on this subnet is 167.53.11.90. Assuming the subnet has been designed to minimise the number of redundant addresses, what is the range of IP addresses in this subnet (including the network and broadcast addresses)?

Correct Answer(s)

167.53.10.0 - 167.53.11.255

Solution & Feedback:

The company has 428 hosts, which means the IP addresses on its subnet will require a host part of minimum 9 bits ($\log_2(428) = 8.74 \dots$).

The IP address 167.53.11.90 in binary is 10100111.00110101.00001011.01011010. Given the host part is 9 bits, the first address owned by the subnet will be 10100111.00110101.00001010.00000000 and the last address will be 10100111.00110101.00001011.11111111 (the underlining delineating the subnet parts of the address).

Converting this back to denary, the range is 167.53.10.0 - 167.53.11.255.

4.13.27 Variation Question 10.2

Question

A company has 875 hosts on its network. The IP address of one host machine on this subnet is 85.209.126.1. Assuming the subnet has been designed to minimise the number of redundant addresses, what is the range of IP addresses in this subnet (including the network and broadcast addresses)?

Correct Answer(s)

85.209.124.0 - 85.209.127.255

Solution & Feedback:

The company has 875 hosts, which means the IP addresses on its subnet will require a host part of minimum 10 bits ($\log_2(875) = 9.77\dots$).

The IP address 85.209.126.1 in binary is 01010101.11010001.01111110.00000001. Given the host part is 10 bits, the first address owned by the subnet will be 01010101.11010001.01111100.00000000 and the last address will be 01010101.11010001.01111111.11111111 (the underlining delineating the subnet parts of the address).

Converting this back to denary, the range is 85.209.124.0 - 85.209.127.255.

4.13.28 Variation Question 10.3

Question

A company has 1100 hosts on its network. The IP address of one host machine on this subnet is 1.88.5.200. Assuming the subnet has been designed to minimise the number of redundant addresses, what is the range of IP addresses in this subnet (including the network and broadcast addresses)?

Correct Answer(s)

1.88.0.0 - 1.88.7.255

Solution & Feedback:

The company has 1100 hosts, which means the IP addresses on its subnet will require a host part of minimum 11 bits ($\log_2(1100) = 10.103\dots$).

The IP address 1.88.5.200 in binary is 00000001.01011000.00000101.11001000. Given the host part is 11 bits, the first address owned by the subnet will be 00000001.01011000.00000000.00000000 and the last address will be 00000001.01011000.00000111.11111111 (the underlining delineating the subnet parts of the address).

Converting this back to denary, the range is 1.88.0.0 - 1.88.7.255.

4.14 Past Paper 2023

LHM Computer Systems 2022–23

4.14.1 Question 1

(a) A Java method to calculate powers of 20 gives the following results.

n	20^n
0	1
1	20
2	400
3	8000
4	160000
5	3200000
6	64000000
7	1280000000
8	-169803776

Out of the possible types short, int, long, float and double, which one must the method be using for its calculation? Explain your answer.

Do an approximate calculation to explain why $n = 8$ is the value for which the results start to go wrong. [6 marks]

(b) Describe the two techniques by which subroutine call and return instructions can be implemented. Outline an advantage or disadvantage of each technique. [4 marks]

(c) Consider the following Java-like program code:

```
int i, j, k = 0;

for (i = n / 2; i <= n; i++)
    for (j = 2; j <= n; j = j * 2)
        k = k + n / 2;

for (i = n / 4; i <= n; i++)
    k = k + 1;
```

What is the time complexity of this algorithm (using 'Big-O' notation)? Justify your answer. [4 marks]

- (a) The data type cannot be floating point (float or double) because this would not overflow, but instead go to infinity. Therefore, it must be short, int or long; in order to find out which, we consider at what point the overflow occurs.

The maximum value for int is $2^{31} - 1$, which is larger than 20^7 and smaller than 20^8 ; therefore, for int, the results go wrong when $n \geq 8$. Therefore, the data type is int.

- (b) In the first technique, call to subroutine stores the return address in memory at the location of subroutine and then jumps to the instruction following that in memory. The return instruction will load the PC with the return address stored at the start of subroutine.

In the second technique, the call to subroutine pushes the return address onto a stack and jumps to the subroutine. The return instruction pops the return address from the stack and loads it into the PC.

A disadvantage of the first style is that it cannot deal with recursion, while an advantage of the second style is that it can.

- (c) The first outer loop executes $n/2$ times, which is $O(n)$. The inner loop executes $\log(n)$ times, which is $O(\log(n))$. The second outer loop executes $n/4$ times, which is $O(n)$. Therefore, the overall complexity = $O(n \cdot \log(n)) + O(n) = O(n \cdot \log(n))$.

Question 2

- (a) What is a deadlock? As well as defining what it is, you should use an example to explain clearly how a deadlock situation can occur between a set of 3 processes. [5 marks]

- (b) A program takes 800 seconds to run on a single core machine. Analysis shows that 20% of the program is inherently sequential and the remaining 80% consists of code that can, potentially, be run in parallel. If you had a processor with 10 cores, what is the minimum execution time that could be achieved? Explain why you would be very unlikely to achieve this speedup in practice. [7 marks]

- (c) An e-commerce application sells shoes. The application stores the current stock level of each shoe in memory. When a pair of shoes is purchased a thread is created. The thread:

1. checks the current stock level for that shoe
2. calculates the new value and
3. updates the stock level.

The stock level recorded is usually correct but occasionally the application shows an incorrect value.

- (i) Explain the (technical) reason why the application occasionally shows an incorrect value. Use an example to illustrate your explanation.
- (ii) Explain what changes should be made to the program to correct this behaviour.
- (iii) After these changes, the system works correctly. However, the performance has degraded. Explain clearly why the performance will have got worse.

[8 marks]

- (a) A deadlock is a problem that occurs in concurrency when processes wait forever for each other to free resources. For example, three processes A, B and C could become deadlocked if A is waiting for B to free a resource, while B is waiting for C to free a resource, while C is waiting for A to free a resource.
- (b) The minimum execution time is $0.2 \cdot 800 + \left(\frac{0.8 \cdot 800}{10}\right) = 224$ seconds.
There are several potential reasons why you would be unlikely to achieve this in practice: for example, memory bandwidth, cache capacity, dependencies between apparently independent pieces of code, etc. The remaining marks would be given for showing a good understanding of this.
- (c) (i) The technical reason is because race conditions can occur. A race condition is where two threads could be updating the same value at the same time, meaning one of the updates is overwritten. As an example, if there are '2' pairs of boots left in stock, and two people buy it at the same time, then their threads could both see '2' as the quantity in stage (i) of the threads at the same time, and then both calculate that '1' should be the new value in stage (ii) of the threads at the same time, then both update the stock to '1' in stage (iii) of the threads at the same time; despite the true quantity being '0'.
- (ii) The program needs to identify the critical section (checking and updating the stock) and ensure only one thread can be in this section. For full marks, the answer will refer to locks or other mechanisms to ensure this.
- (iii) The performance will have got worse because of the extra cost of protecting the critical section; now, only one thread can enter that section of the code at a time, meaning that those operations must be performed sequentially rather than concurrently.

Question 3

Alice wants to send a message to Bob. Alice and Bob communicate using the Internet, which has five layers in its protocol stack.

(a) Alice is not sure whether to encrypt her message using a symmetric key encryption system or a public key encryption system. Describe one advantage and one disadvantage of public key crypto compared to symmetric key crypto. Then, use these differences to justify which cryptographic system you think Alice should choose to encrypt her message. [4 marks]

(b) When the message is sent, the communication is initiated by Alice's messaging application process on the Application Layer. Explain what sockets are and how the Application Layer uses sockets to ensure that the message goes to the correct host (Bob) and the correct process (Bob's messaging application). [3 marks]

(c) The Transport Layer utilises TCP for Alice and Bob's communication. TCP is a connection-oriented protocol that provides a reliable flow of data between two computers. Before exchanging data, the client and server perform a "three-way handshake" in order to agree to establish a TCP connection.

Describe the three steps of the handshake, with particular reference at each stage to the states of the client and server, as well as the values of any variables used. [8 marks]

(d) Discuss the role and purpose of the Network Layer on both sides of Alice and Bob's communication. [5 marks]

- (a) This question would not be examined this year.
- (b) Sockets are the interface between the Application and Transport Layers; a process sends and receives messages to and from its socket. Socket addresses are made up of an IP address and a port number. Bob's IP address uniquely identifies Bob's host machine, and the port number of the messaging process uniquely identifies that process. Therefore, Bob's socket address used in this communication uniquely identifies the messaging process running on his host machine.
- (c) Before the handshake, both Alice and Bob's hosts are in LISTEN state.
 In the first step of the handshake, Alice sends a SYN message to Bob. This message's TCP header has a sequence number x and $\text{SYNbit} = 1$.
 After this message is sent, Alice's host is in SYNSENT state. Once it is received by Bob, Bob's host is in SYNRCVD status.
 In the second step of the handshake, Bob sends a SYNACK message to Alice. This message's TCP header has sequence number y , acknowledgement number $x+1$, $\text{SYNbit} = 1$ and $\text{ACKbit} = 1$.
 In the third step of the handshake, Alice sends an ACK message back to Bob. This message's TCP header has sequence number $x+1$, acknowledgement number $y+1$ and $\text{ACKbit} = 1$.
 Once Alice has sent this message, her host is in ESTAB state. Once Bob receives it, he is also in ESTAB state, and the connection is established.
- (d) Demonstrate understanding of the purpose of the network layer in general (3 marks); reference to this specific communication between Alice and Bob must be present in the answer to earn the other 2 marks. Points may include:
- Every host/router has network layer protocols
 - Has two key functions: forwarding and routing
 - Forwarding means moving packets from router's input to appropriate router output
 - Routing means determining route taken by packets from source/Alice to destination/Bob
 - On sending/Alice side, it encapsulates segments into datagrams/packets
 - On receiving/Bob side, it delivers segments to transport layer
 - Third important function (in some architectures) is connection setup; i.e. two end hosts establish virtual connection

4.15 Past Paper 2024

4.15.1 Question 1

- (a) (i) Briefly, explain what is meant by an Instruction Set Architecture (ISA).
(ii) Give and justify 2 reasons why two implementations of the same ISA, running at the same clock speed, may have very different performance profiles.
(iii) Explain the factors that could affect the choice of ISA implementation for different types of applications?

[6 marks]

- (b) Briefly explain and compare the concepts of compilation and interpretation of computer programs. You should make it clear what the differences are between these two approaches. Explain, clearly, the relative benefits of each of these approaches.

[6 marks]

- (c) (i) Give the time complexity (using big O notation) of the following algorithm. Justify your answer.

```
x = 0
for i = 1 to n:
    for j = 1 to 5*n:
        for k = 1 to 8*n:
            for l = 1 to 100:
                x = x + i + j + k + l
```

- (ii) You have a choice between two algorithms that both solve the same problem. One algorithm has complexity $O(n \log n)$, the other $O(n^2)$. You have a very small amount of data. Explain with a clear justification why it may, in some circumstances, be better to choose the algorithm which has the greater time complexity.

[8 marks]

4.15.2 Question 2

- (a) What is the dual mode of operation in an operating system, and why is it essential for ensuring system security and stability? Discuss three key features and benefits of dual mode operation. [4 marks]
- (b) Consider the following set of processes:

Processes	Arrival Time	Burst Time
P1	0ms	7ms
P2	3ms	5ms
P3	4ms	2ms
P4	7ms	6ms

Outline the schedule of these processes using the SRTF scheduling policy. Also, compute the Average Response and Turnaround times for the above processes. [6 marks]

- (c) Device controllers play a crucial role in managing peripheral devices within a computer system. Briefly explain how device controllers handle tasks such as data transfer, error handling, and device status monitoring? [4 marks]
- (d) Your friend Maria is working on a Protein String Matching project, which takes approx. 200 hours to run on her desktop machine using a single CPU. Overall, 25% of her program code is sequential and cannot be parallelised. Additionally, the program spends approx. 30% of the time doing I/O operations and the remaining 45% of code could be parallelised. She is deliberating on two choices:
- (i) Running her code on a server (single core), which supports hardware optimizations and reduced latency for I/O operations from $8\mu s$ to $6\mu s$ (on average).
 - (ii) Writing a parallel version of the program and running it on a multicore server, which supports 8 CPUs.

From the above choices, which one would you recommend? Show your working to justify your advice. [6 marks]

4.15.3 Question 3

Alice wants to send a message to Bob. Alice and Bob communicate using the Internet, which has five layers in its protocol stack.

- (a) The Transport Layer protocol used for Alice and Bob's communication is UDP. The header of a UDP message includes a 16-bit checksum value, which helps to detect errors. Alice's message, including the header, consists of the following 48-bits (represented in hexadecimal format):

Compute the corresponding checksum value for this message. [7 marks]

DF0594C1007F

- (b) Alice's message passes from the network edge to the Internet's mesh of interconnected routers, via her access network.
- (i) What kind of devices make up the network edge? [1 mark]
 - (ii) What is the 'mesh of interconnected routers' also known as? [1 mark]
 - (iii) Describe the role of routers in Alice and Bob's communication. You should name and describe at least two jobs which routers perform. [4 marks]
- (c) Alice's message to Bob is encrypted with RSA, which is a public key encryption algorithm. A public key encryption algorithm consists of each communicator having two keys — a public key and a private key.
- (i) Describe two requirements of the public and private keys used in public key encryption. [4 marks]
 - (ii) Supposing that the two prime numbers originally chosen to generate Alice's key pair are 3 and 11, compute a public and private key pair for her.
- Note:** In this question we use much smaller numbers than RSA would typically use. [3 marks]

Chapter 5

Appendix

5.1 The Java Virtual Machine and Java Bytecode

5.1.1 Execution on the Java Virtual Machine

The `javac` compiler compiles Java source code in `.java` files to intermediate-level Java bytecode in `.class` files. As long as there is a JVM on another platform, the bytecode can be run on that platform without recompilation. This feature is known as ‘portability’.

The JRE loads Java bytecode files, verifies their internal consistency and executes their methods using the JVM. Different CPUs or operating systems can run the same Java bytecode but use different JREs.

5.1.2 Stack Frames

Every time a method is called in Java, a stack frame is constructed for it. Each frame has

- a reference to the frame of its calling method,
- space for local variables,
- space for an operand stack
- a PC and SP (for the JVM, not the CPU), and
- other items.

Variable and Operand Storage

All local variables and operand stack entries are stored as 4 bytes. The `long` and `double` data types, which need 8 bytes, are stored as two consecutive entries.

Storage of data types.

Data type	Size		Slots
	/ bit	/ B	
bool	1		1
byte		1	1
char		2	1
short		2	1
int		4	1
float		4	1
reference		4	1
long		8	2
double		8	2

Local Variables


In the context of Java bytecode, local variables include:

1. `this` reference (for non-static methods only)
 - a reference to the object on which the method was called
 - stored as local variable in slot 0
2. Parameters of the method
 - stored from slot 0 onwards for static methods
 - stored from slot 1 onwards for non-static methods
3. Variables declared inside the method
 - stored in slots immediately after parameters

Instance variables and class (static) variables are not stored as local variables since they are defined outside of methods.

Slot Numbers

Java bytecode does not refer to local variables by their identifiers in the source code. Instead, it refers to them by their slot numbers. A local variable of the `long` or `double` data types takes the number of the first of its pair of slots.



Local variable slots in the stack frame.

Stack Overflow

The operand stack can never overflow. The Java compiler calculates exactly how much space is required and the loader checks each method to verify that no operand stack underflow or overflow is possible. Operand stack overflow is different from stack overflow, which occurs when a new frame is needed, but there is not sufficient memory.

5.1.3 Java Bytecode Instructions

Each Java bytecode instruction takes up at least one byte (for its opcode). It may also have one or more operand bytes. For each opcode, there is a corresponding mnemonic.

A single operand may consist of multiple bytes. In this case, the operand is stored with its most significant byte first (in the smaller address). This order is known as 'big endian'.

Arithmetic

Each arithmetic instruction has a prefix letter that denotes the data type on which it operates. For example, the `iadd` instruction pops two entries from the operand stack, adds them as if they are of the type `int`, and pushes them back onto the stack.

Mnemonic prefixes.

Data type	Prefix	Addition
byte	b	
short	s	
int	i	<code>iadd</code>
long	l	<code>ladd</code>
float	f	<code>fadd</code>
double	d	<code>dadd</code>
reference	a	

Errors are likely to occur if an instruction is used on the wrong data type. For example, calling `fadd` on `int` entries will result in the wrong answer since the instruction expects entries in floating point

representation. If there is only one operand on the stack and the instruction expects two, operand stack underflow will occur. This can occur when `ladd` is called on `int` entries.

No checks are performed during execution. The JRE verifies the bytecode when the class is loaded. This includes checking that types are used consistently.

Pushing

The `bipush <1_byte_operand>` instruction has two prefixes: `b` for byte and `i` for `int`. This instruction sign extends its byte operand (1 B) to an `int` value (4 B) and pushes the result to the operand stack. Similarly, there exists an `sipush <2_byte_operand>` instruction to push a short to the operand stack as an `int`.

There exist seven instructions for pushing common integer constants to the operand stack that do not require an operand. Instructions that take no operand help to save space in the bytecode.

Instructions for pushing common integer constants.

Instruction	Value pushed
<code>iconst_m1</code>	-1
<code>iconst_0</code>	0
<code>iconst_1</code>	1
<code>iconst_2</code>	2
...	...
<code>iconst_5</code>	5

Load instructions of the form `iload <slot_number>` push local variables (indicated by their slot numbers) onto the operand stack. There are special load instructions that take no operand for pushing values stored in common slots to the operand stack (`iload_0`, `iload_1`, `iload_2`, `iload_3`).

Popping

Store instructions pop entries from the operand stack into local variable slots. For example, `istore <slot_number>` or `istore_2`.

Jumps

In Java bytecode, the source and destination of a jump must be within the same method. It is not possible to jump to another method.

Unconditional jumps are achieved with the `goto <2_byte_offset>` instruction. The operand is a 2 B offset that is added to the address of the instruction to calculate the address of the next instruction to execute. There exists a version of this instruction that takes a 4 B operand to allow for larger jumps: `goto_w <4_byte_offset>`.

Conditional jumps are achieved with instructions of the form `ifeq <offset>` and `if_icmpeq <offset>`.

5.1.4 Call and Return

The Stack

If method A calls a static method B(p0, p1) that returns a result:

1. method A calculates the arguments on its operand stack,
2. a stack frame is constructed for method B,
 - the arguments are popped from the operand stack of method A,
 - the values are used to initialise the local variables p0 and p1 of method B,
3. method B calculates the result on its stack frame
4. the result is pushed to the operand stack of method A, and
5. execution returns to method A, discarding the stack frame of method B.

On the operand stack of method A, this has the effect of

$$\dots, p0, p1 \rightarrow \dots, \text{result}$$

Each frame has its own PC. While method B is under execution, its PC is used. When execution returns to method A, it resumes with its old PC value. The local variables of method A are unchanged by method B.

Linked frames have the effect of a return stack. A chain of linked frames in the JVM is officially known as a stack.

Runtime Constant Pool

The class variables, instance variables and methods of a class may be used by other classes. Since classes are compiled separately, the compiler does not know the address of these items in other classes. Hence, the class, source file and bytecode file must share the same name to create a 'symbolic reference'.

In addition to class variables, instance variables and method definitions, each class in Java has a runtime constant pool that contains read-only constants used in the class. This includes literal constants, symbolic references to methods and their classes, types and more.

Each pool entry has an index. Each stack frame includes a pointer to the constant pool of its class in its space for 'other items'.

Static Method Calls

Static methods are called using the `invokestatic <2.byte_index>` instruction. The operand is an index in the runtime constant pool of the class of the current method. The indexed constant pool entry is a symbolic reference to the requested class and method.

The JVM uses this information to find the address of the class, the size needed for the new frame, and the address of the bytecode for the method.

Method Returns

The return instruction for void methods is `return`. This has no effect on the operand stack of the caller.

For methods that return a result, the instruction is of the form `ireturn`. This pops the result from the operand stack of the current frame and pushes it to the operand stack of the caller.

After either of these return instructions, the current frame is discarded and execution continues on the frame of the caller, resuming from its PC.

5.1.5 Java Disassembler

The Java 'disassembler' (`javap`) converts Java bytecode to mnemonics with the `-c` option. For example, `MyClass.class` can be viewed with `javap -c MyClass`. Jump instruction operands in disassembler output show the destination instruction address rather than the offset used in the bytecode.

5.2 Deadlocks

5.2.1 Reusable and Consumable Resources

A reusable resource is used by only one process at a time and is not depleted by that use. Reusable resources include processors, I/O channels, main and secondary memory, devices, and data structures such as files, databases and semaphores. Processes obtain reusable resources and later release them for use by other processes. A deadlock may occur if each process holds one such resource and requests another.

A consumable resource is created (or produced) and later destroyed (or consumed). Consumable resources include interrupts, signals, messages and information in I/O buffers. A deadlock may occur if two processes request information from each other at the same time. Neither can send the required information because both are waiting for a response.

5.2.2 Deadlock Conditions

A deadlock is a permanent blocking of a set of processes competing for resources. It is a circular resource conflict between a set of processes that occurs when each process currently holds a resource requested by another process and, therefore, each process is also waiting for another process to release its resource.

There exist four conditions that lead to a deadlock. The first three are preconditions that, when all hold true, may lead to a deadlock. If the fourth condition occurs in addition to the first three, it is inevitable that a deadlock shall occur.

1. Mutual exclusion — only one process may use a resource at a time
2. Hold-and-wait — a process can hold a resource while it is waiting for other resources to become available
3. No preemption — processes cannot be interrupted to free their resources by force
4. Circular wait — processes wait for each other to release resources they wish to acquire, leading to a closed chain of processes

A deadlock occurs when a circular wait occurs and cannot be resolved. A circular wait cannot be resolved if the three preconditions are true. Thus, if the first three conditions occur, there is a possibility of a deadlock, and if all four conditions occur there is an inevitable deadlock.

5.2.3 Resource Allocation Graphs

A resource allocation graph is a directed graph that depicts the state of a system of resources and processes.


5.2.4 Deadlock Handling

Deadlocks can be handled through three methods.

- Deadlock prevention
 - Avoid at least one of the four deadlock conditions
- Deadlock avoidance
 - Requests for resources whose reservation may lead to deadlock are not granted
- Deadlock detection and recovery
 - No restriction on resource allocation
 - Periodic check for deadlocks
 - When a deadlock is detected, recovery mechanisms are employed

5.2.5 Deadlock Prevention

In a deadlock prevention system, the OS is designed to prevent deadlocks from occurring. The avoidance of the three preconditions is known as 'indirect deadlock prevention'. The avoidance of the final condition is known as 'direct deadlock prevention'.



Mutual Exclusion Prevention

The mutual exclusion precondition cannot be avoided, as a lack of mutual exclusion may lead to race conditions.

Hold-and-Wait Prevention

The hold-and-wait precondition may be avoided by preallocating all required resources in advance and blocking a process until all its resources become available. This results in long delays for processes, as well as low concurrency and inefficient utilisation of resources. It is also difficult to achieve since a process may not know in advance what resources it may require.

No Preemption Prevention

The avoidance of this condition may be achieved in different ways. If a process is holding a resource and is denied a request for another resource, it may be preempted. Alternatively, the process holding the other resource may be preempted. These methods are only possible if the state of the resources can be saved and restored so that the preempted process may resume execution.

Circular Wait Prevention

One method of direct deadlock prevention is to associate an index to each resource. A process that requires multiple resources must acquire them in ascending index order. For example, if two processes are competing for resource 1 and resource 2, the first process will acquire resource 1 and

is free to acquire resource 2, since the second process cannot acquire either; the second process cannot acquire resource 2 before resource 1, and cannot access resource 1 because it is locked. This method of resource ordering to prevent circular waits is usually inefficient because processes that use common resources are forced to execute in series rather than parallel.

5.2.6 Deadlock Avoidance

In a deadlock avoidance system, the decision of whether to grant a resource allocation is made dynamically depending on whether it is at all possible that such a request may lead to a deadlock. This method requires knowledge of future resource requests. The three preconditions are not avoided. Instead, intelligent decisions are made when allocating resources.

- Process initiation denial — do not start a process if its demands may lead to deadlock
- Resource allocation denial — do not grant an incremental resource request to a process if the allocation may lead to deadlock

The Resource Matrix System

Resources and process that require them can be represented using vectors and matrices. The system resource vector $\mathbf{r}$ is a vector of the total number of instances of each resource in the system.

$$\mathbf{r} = [r_1, r_2, \dots, r_n]$$

The available resource vector $\mathbf{v}$ is a vector of all available resources (resources that are not in use).

$$\mathbf{v} = [v_1, v_2, \dots, v_n]$$

The claim matrix $\mathbf{C}$ represents the resource requirement of each process. An element c_{pr} is the number of instances of resource r required by process p . Each row $\mathbf{c}_p$ represents the total resource claim of process p .

$$\mathbf{C} = \begin{bmatrix} c_{11} & c_{12} & \dots & c_{1n} \\ c_{21} & c_{22} & \dots & c_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ c_{m1} & c_{m2} & \dots & c_{mn} \end{bmatrix}$$

The allocation matrix $\mathbf{A}$ represents the resource allocation of each process. An element a_{pr} is the number of instances of resource r allocated to process p . Each row $\mathbf{a}_p$ represents the total resource allocation of process p .

$$\mathbf{A} = \begin{bmatrix} a_{11} & a_{12} & \dots & a_{1n} \\ a_{21} & a_{22} & \dots & a_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ a_{m1} & a_{m2} & \dots & a_{mn} \end{bmatrix}$$

All the resources in the system are either available or allocated.

$$r_r = v_r + \sum_p a_{pr} \quad \forall r$$

No process may claim more instances of a resource than exist in the system.

$$c_{pr} \leq r_r \quad \forall p, r$$

No process is allocated more instances of a resource than it claims.

$$a_{pr} \leq c_{pr} \quad \forall p, r$$

Process Initiation Denial

A new process $(n + 1)$ is initiated only if the sum of claims of the new process and all the currently running processes can be met by the system.

$$r_r \geq c_{(n+1)r} + \sum_{p=1}^n c_{pr} \quad \forall r$$

This deadlock avoidance scheme assumes the worst possible scenario — that all processes will demand their resources at the same time.

Resource Allocation Denial

Resource allocation denial is achieved through the 'banker's algorithm'. A process is only allocated a resource if the system will remain in a safe state — a state in which there exists at least one sequence of resource allocations that does not result in a deadlock.

A system is in a safe state if any of the participating processes can run to completion with the resources available, i.e. the difference between the requirement and allocation of any process can be met with the resources available.

$$c_{pr} - a_{pr} \leq v_r \quad \forall r$$

Deadlock avoidance is less restrictive than deadlock prevention since resources can be allocated out of order. However, the maximum resource requirement of all processes must be known in advance, processes under consideration must be independent (without synchronisation), the number of instances of resources in the system must remain constant, and no processes may exit whilst holding resources.

5.2.7 Deadlock Detection and Recovery

The algorithm for deadlock detection is as follows.

1. Unmark (assume deadlocked, mark with T) all processes and define a matrix **Q** that represents the future requests of each process.
2. Mark (assume complete, mark with F) all processes that have zero resources allocated to them. These processes have reached completion.
3. Initialise a temporary vector **w** equal to the available resource vector **v**.
4. Find a process *p* that is unmarked (assumed deadlocked, marked with T) such that the future requests of the process can be met by the currently available resources ($q_{pr} \leq w_r \quad \forall r$).
5. If such a process is found, update each resource *r* in the currently available resources **w** as if the resources allocated to the process have been freed ($w_r \mapsto w_r + a_{pr} \quad \forall r$), and mark (assume complete, mark with F) process *p*. Repeat from step 4.
6. If no such process is found, continue to step 7.
7. All unmarked (marked with T) processes are deadlocked processes.

If a deadlock is detected, there are several methods to recover from it.

- Abort all deadlocked processes.
- Roll back each deadlocked process to a previous state and resume.
- Abort deadlocked processes one by one until the deadlock disappears.
- Release the resources by force via preemption until the deadlock disappears.

The order of preemption or abortion should be based on some criteria, such as increasing order of resource usage.

5.2.8 Integrated Deadlock Strategy

An integrated deadlock strategy is a combination of deadlock handling approaches. Resources can be grouped into resources classes. For example,

- swappable space — blocks of memory on secondary storage used for swapping processes,
- process resources — assignable devices or files, and
- main memory — assignable to processes in pages or segments.

Different deadlock handling strategies can be applied to each resource class.

- Swappable space — deadlock prevention (all required resources are allocated at once, maximum storage requirements are known)
- Process resources — deadlock avoidance (processes declare ahead of time the resources they will require) or deadlock prevention (resource ordering)
- Main memory — deadlock prevention by preemption

Summary of deadlock handling approaches.

Approach	Resource Allocation Policy	Different Schemes	Major Advantages	Major Disadvantages
Prevention	Conservative; undercommits resources	Requesting all resources at once	• Works well for processes that perform a single burst of activity • No preemption necessary	• Inefficient • Delays process initiation • Future resource requirements must be known by processes
		Preemption	• Convenient when applied to resources whose state can be saved and restored easily	• Preempts more often than necessary
		Resource ordering	• Feasible to enforce via compile-time checks • Needs no run-time computation since problem is solved in system design	• Disallows incremental resource requests
Avoidance	Midway between that of detection and prevention	Manipulate to find at least one safe path	• No preemption necessary	• Future resource requirements must be known by OS • Processes can be blocked for long periods
Detection	Very liberal; requested resources are granted where possible	Invoke periodically to test for deadlock	• Never delays process initiation • Facilitates online handling	• Inherent preemption losses

5.3 Network Security

5.3.1 Principles of Cryptography

- Confidentiality — only the sender and intended recipient should be able to understand the message content
- End-point authentication — the sender and receiver wish to confirm the identity of the other
- Message integrity — the sender and receiver wish to ensure the message is not altered without detection
- Access and availability — services must be accessible and available to users


The sender and receiver may be users, applications, servers or routers. Malicious parties may attempt to eavesdrop (intercept messages), actively insert messages into the connection (man-in-the-middle attack), impersonate (fake or spoof the source address or any other field in a packet), hijack an ongoing connection by replacing the sender or receiver, or deny service (prevent it from being used by others by overloading resources, for example).

A plaintext message m is encrypted with a key K_A to produce a ciphertext $K_A(m)$. The ciphertext is decrypted with the key K_B to reproduce the plaintext message $m = K_B(K_A(m))$.

The two main types of encryption schemes are

- symmetric key systems — sender and receiver keys are identical and secret, and
- public key systems — one key is known to the whole world and the other key is known only to the sender or receiver (but not both).

5.3.2 Symmetric Key Cryptography



Symmetric key cryptography.

With symmetric key cryptography, Alice and Bob share the same symmetric key. The key may be a mapping for a substitution cipher. A monoalphabetic cipher is used to substitute each letter for another.

An example of symmetric key cryptography is the Data Encryption Standard (DES), which uses a 56 bit symmetric key and acts on 64 bit plaintext input. There is no known good analytic attack, but the key can be cracked through brute force typically in under a day. DES can be made more secure using 3DES (three DES encryptions using three different keys).


The DES encryption operations consists of an initial permutation followed by 16 rounds of function application that each use a different 48 bit of the key, and a final permutation.

DES was replaced by the Advanced Encryption Standard (AES), which processes data in 128 bit blocks and uses 128 bit, 192 bit or 256 bit keys. A brute force decryption taking a maximum of one second on a DES encryption would take a maximum of 149 trillion years on an AES encryption.

5.3.3 Public Key Cryptography

Symmetric key encryption requires the sender and receiver to know a shared secret key. This can be difficult to achieve, particularly if the sender and receiver never meet.

Public key encryption does not require the sender and receiver to share a secret key. The public encryption key is known to all, but the private decryption key is known only to the receiver.



Public key encryption requires an encryption key K_B^+ and a decryption key K_B^- such that $K_B^-(K_B^+(m)) = m$. Given a public key K_B^+ , it should be impossible to compute the private key K_B^- .

Rivest, Shamir, Adelson (RSA) Encryption

An example of public key encryption is the Rivest, Shamir, Adelson (RSA) algorithm, which uses modular arithmetic.

$$((a \bmod n) + (b \bmod n)) \bmod n = (a + b) \bmod n$$

$$((a \bmod n) - (b \bmod n)) \bmod n = (a - b) \bmod n$$

$$((a \bmod n) \times (b \bmod n)) \bmod n = (a \times b) \bmod n$$

Thus, a similar identity can be constructed for $(a \bmod n)^d$.

$$(a \bmod n)^d \bmod n = a^d \bmod n$$

A message is simply a bit pattern that can be uniquely represented by an integer. Thus, the message m can be encrypted by encrypting its corresponding integer. The resulting integer is the ciphertext.

1. choose two large prime numbers p, q .
(e.g., 1024 bits each)
2. compute $n = pq$, $z = (p-1)(q-1)$
3. choose e (with $e < n$) that has no common factors with z (e, z are “relatively prime”).
4. choose d such that $ed - 1$ is exactly divisible by z .
(in other words: $ed \bmod z = 1$).
5. public key is (n, e) . private key is (n, d) .

The RSA public and private key pair creation algorithm.

To encrypt the message m to ciphertext c , compute $c = m^e \bmod n$. To decrypt the ciphertext c , compute $m = c^d \bmod n$.

$$m = (m^e \bmod n)^d \bmod n$$

- ◆ Must show that $c^d \bmod n = m$
where $c = m^e \bmod n$
- ◆ Fact: for any x and y : $x^y \bmod n = x^{(y \bmod z)} \bmod n$
 - where $n = pq$ and $z = (p-1)(q-1)$
- ◆ Thus,

$$\begin{aligned}
 c^d \bmod n &= (m^e \bmod n)^d \bmod n \\
 &= m^{ed} \bmod n \\
 &= m^{(ed \bmod z)} \bmod n \\
 &= m^1 \bmod n \\
 &= m
 \end{aligned}$$

Proof of the RSA algorithm.

RSA is secure since it is impossible to determine d of the private key from n and e of the public key. This would require finding factors of n without knowing the two factors p and q . Factoring a large number is very difficult.

The following property is *very* useful:

$$\underbrace{K_B^-(K_B^+(m))}_{\text{use public key first, followed by private key}} = m = \underbrace{K_B^+(K_B^-(m))}_{\text{use private key first, followed by public key}}$$

use public key first,
followed by
private key

use private key
first, followed by
public key

Result is the Same!

Associativity of RSA encryption.

Why $K_B^-(K_B^+(m)) = m = K_B^+(K_B^-(m))$?

Follows directly from modular arithmetic:

$$\begin{aligned} (m^e \bmod n)^d \bmod n &= m^{ed} \bmod n \\ &= m^{de} \bmod n \\ &= (m^d \bmod n)^e \bmod n \end{aligned}$$

Proof of the associativity of RSA encryption.

RSA Session Keys

The exponentiation required by RSA is computationally intensive. Thus, RSA is significantly slower than DES. Public key cryptography, such as RSA, is used to establish a secure connection, through which a symmetric session key is established for encrypting data. Once the sender and receiver have the symmetric key, it is used for communication.