

FEN-YU HSIEH

✉ fenyu9867@gmail.com | 📧 fenyu1220 | 🌐 fenyu1220

Education

Department of Computer Science, National Tsing Hua University (NTHU)

Hsinchu, Taiwan

B.S. IN COMPUTER SCIENCE

Sep. 2021 - June 2025

- GPA: 3.95/4.3 (3.87/4.0)

Research Interests

My research centers on **hardware–software co-design** to deliver **high throughput**, **low latency**, and **energy efficiency** via **AI accelerators**. My goal is to validate these methods on **real-world AI workloads** for **scalable**, **high-performance** deployment.

Publications

- [1] **F. Y. Hsieh***, S. T. Sung*, Y. W. Tang*, R. Y. Lin*, F. Y. Hsu*, and C. T. Huang, “**HW/SW Co-Design for Efficient GPT-2 Inference on FPGA via High-Level Synthesis**”, *The 26th Workshop on Synthesis And System Integration of Mixed Information technologies (Sasimi)*, October 9-10, 2025, Nara, Japan
- [2] P. S. Wang, **F. Y. Hsieh**, J. H. Lim, M. S. Kravitz, P. C. Kuo, A. S Dagan, and N. I Shapiro, “**A Computer Vision-Based Framework for Anemia Screening Using Conjunctiva Photos**”, *Under second-round review of IEEE Journal of Biomedical and Health Informatics (JBHI)*, 2025
- [3] **F. Y. Hsieh**, D. Y. Hong, J. J. Wu, ”**FPGA Co-Design for N:M Sparse and Quantized**”, *arXiv preprint*, 2025

Research Experience

Computer Systems Lab, Academia Sinica

Taipei, Taiwan

ADVISOR: PROF. DING-YONG HONG

• Optimizing AI Model with Compression and Accelerator Design

Feb. 2025 - Now

This research focuses on accelerating AI model inference and improving energy efficiency through model compression techniques and FPGA accelerator design.

1. Implemented **N:M pruning** and **low-bit quantization** to reduce model size.
2. Implemented a **LoRA strategy** to recover and maintain model accuracy after pruning and quantization.
3. Designed **FPGA accelerators** that support multiple **N:M sparsity patterns** and integer precisions.
4. Demonstrated **higher throughput** and **better energy efficiency** than GPU and CPU evaluations.

VLSI/CAD Group, NTHU

Hsinchu, Taiwan

ADVISOR: PROF. CHIH-TSUN HUANG

• Efficient GPT-2 Inference on FPGA via High-Level Synthesis

May 2023 - Dec. 2024

This research develops hardware/software co-design techniques for accelerating GPT-2 inference on AMD Alveo U280 FPGA, focusing on high throughput and energy efficiency.

1. Implemented **row-wise GEMM scheduling**, **URAM-aligned pack/unpack**, and **kernel-level tiling** to optimize compute and memory efficiency.
2. Applied **High-Level Synthesis (HLS)** to reduce development time.
3. Fine-tuned GPT-2 on **WikiText-2**, improving **perplexity** from 1.463 to 1.239.
4. Achieved a **2.16× speedup over CPU** inference while consuming only **23% of GPU power**.

ADVISOR: PROF. PO-CHIH (BRUCE) KUO

• A CV-Based Framework for Anemia Screening Using Conjunctiva Photos

Feb. 2024 - Dec. 2024

This research aims to develop a fully automated framework for hemoglobin level prediction and anemia screening using conjunctiva images, enabling reliable, non-invasive point-of-care applications.

1. Achieved a **mean absolute error of 1.57 g/dL** and **sensitivity of 0.79**, demonstrating the clinical potential of AI as a reliable, fully automated noninvasive tool for anemia screening.
2. Proposed **ROI-aware ConvNeXt** with conjunctiva masks to improve focus and reduce shortcut learning.
3. Integrated **ridge regression** with deep learning outputs to enhance prediction accuracy.
4. Utilized a large and diverse dataset of conjunctiva photos under varying angles, distances, and lighting to simulate real-world POC conditions.

Teaching Assistantship2023 **Teaching Assistant**, 11210CS: Hardware Design and Lab., NTHU2024 **Teaching Assistant**, 11310CS: Hardware Design and Lab., NTHU2024 **Teaching Assistant**, 11310CS: Introduction to Machine Learning, NTHU**Award**2024 **First Place (Hackers - Group Logitech) & Second Place (Grand Prize)**, Meichu Hackathon2025 **Second Place & Third Place**, Computer Science Senior Project Contest2025 **Third Place**, College of Electrical Engineering and Computer Science Senior Project Contest**Selected Projects****BertEncoder Accelerator Engine**

May 2024 - June 2024

FINAL PROJECT OF VLSI SYSTEM DESIGN

- Implemented a **Verilog-based accelerator** for quantized BERT-Tiny, targeting efficient execution of multi-head attention and feedforward layers.
- Applied **SRAM-based memory management** and hardware optimizations for low-latency execution.
- Validated with RTL/gate-level simulations and Design Compiler analysis, achieving reduced power and area, demonstrating the potential of hardware acceleration for NLP tasks.

Coin Bank

Dec. 2023 - Jan. 2024

FINAL PROJECT OF INTRODUCTION OF INTEGRATED CIRCUIT DESIGN

- Designed a **digital coin bank** using D flip-flops, multiplexers, and finite state machines (FSMs) to store, update, and display monetary values.
- Implemented a 4-bit I/O system with binary and one-hot encoding for state transitions.
- Verified functionality through pre/post-simulation, waveform analysis, and timing checks.

Technical Skills**Programming Languages** C/C++, Python, Verilog, Java, HTML, JavaScript, CSS**Hardware Design Tools** Innovus, Vivado, HSPICE, Virtuoso, SpyGlass, ModelSim, Design Compiler, PrimeTime**Engineering Softwares** PyTorch, Git, FPGA**Operating Systems** Linux, Windows, MacOS**Working Experience****The Electronic and Optoelectronic System Research Lab, ITRI**

RESEARCH ASSISTANT

May 2024 - Nov. 2024

Institute of Information Science, Academic Sinica

RESEARCH ASSISTANT

Feb. 2025 - Present