

## Department of Design Engineering and Mathematics Middlesex University



# Coursework 3: MicroBlaze and embedding Custom IP with Nexys Board

Dr Purav Shah Tek Bahadur Pun M00834324

PDE3111 – SoC Design & Implementation

BEng Electronic Engineering



### January 2024

### **Tabel of Contents**

- 1. Introduction
- 2. Materials and experiment setup
- 3. Experimental procedure & Analysis
- 4. Conclusions



#### 1. Introduction

The purpose of this report is to set up a customized Digital Stopwatch IP on vivado and implement it with the MicroBlaze IP core. This report will also outline the technical process of implementing the custom Digital Stopwatch IP AXI block into the MicroBlaze processor in vivado and writing the software needed using Vitis to regulate the hardware's operation.

### 2. Materials and Experimental Setup


- Development board
  - o Nexys 4 DDR
- FPGA Development
  - Vivado Design
- Software Development
  - o Vitis Platform

Vivado will be used to create the custom Digital Stopwatch IP and later implemented with the Microblaze IP Core with necessary components to generate a bitstream to program the board to check correct working inputs and outputs on the board. After bitstream generation and necessary checks, XSA file to be imported on the Vitis software for software development.




### 3. Experimental Procedure & Analysis

### 3.1. FPGA Development



It is important to pick the correct board that is being used in the project, for this case, the board used was Nexys4 DDR.



New dig\_stopwatch package ip created added with the provided files, dig\_stopwatch.vhd, my\_genpluse.vhd and sevenseg.vhd as design source files in the project.



```
5 entity dig_stopwatch_v1_0_S00_AXI is
      generic (
            -- Users to add parameters here
            -- User parameters ends
           -- Do not modify the parameters beyond this line
            -- Width of S_AXI data bus
          C_S_AXI_DATA_WIDTH : integer := 32;
13
14
             -- Width of S AXI address bus
15
           C_S_AXI_ADDR_WIDTH : integer := 4
       );
16
17
       port (
             -- Users to add ports here
19
20
             pause: in std_logic;
21
             segs: out std_logic_vector (6 downto 0);
             EN: out std_logic_vector (7 downto 0);
23 🖨
24
            -- User ports ends
       -- Do not modify the ports beyond this line
           -- Global Clock Signal
         S_AXI_ACLK : in std_logic;
         -- Global Reset Signal. This Signal is Active LOW
S_AXI_ARESETN : in std_logic;
29 🖯
30
31 🖒
            -- Write address (issued by master, acceped by Slave)
       S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
```

### Added ports from dig\_stopwatch to digi\_stopwatch\_v1\_0\_S00\_AXI\_inst file

```
30 architecture arch_imp of dig_stopwatch_v1_0_S00_AXI is
91
32 O
           component dig stopwatch is
             port (resetn, clock, pause: in std_logic;
33 1
                       segs: out std logic vector (6 downto 0);
                          EN: out std logic vector (7 downto 0));
97
38
          -- AXI4LITE signals
99
        signal axi awaddr : std logic vector(C S AXI ADDR WIDTH-1 downto 0);
200
        signal axi awready : std logic;
        signal axi wready : std logic;
signal axi bresp : std logic_vector(1 downto 0);
signal axi bvalid : std_logic;
)1 |
```

### Component declaration for dig\_stopwatch in digi\_stopwatch\_v1\_0\_S00\_AXI\_inst file

```
-- Add user logic here
398
399 🖯 UUI: dig_stopwatch
400 port map (
     resetn =>S_AXI_ARESETN,
401
402
        clock => S AXI ACLK,
403
        pause => pause,
404
        segs=>segs,
405
        EN => EN
406 🖨
        );
407
408
         -- User logic ends
409
410 @ end arch_imp;
411
```

Port mapping dig\_stopwatch components to signals in digi\_stopwatch\_v1\_0\_S00\_AXI\_inst file



```
13 🛱
              -- Parameters of Axi Slave Bus Interface S00 AXI
             C_S00_AXI_DATA_WIDTH : integer := 32;
C_S00_AXI_ADDR_WIDTH : integer := 4
14
15
16
17
18 🖯
              -- Users to add ports here
19
              pause: in std_logic;
              segs: out std_logic_vector (6 downto 0);
               EN: out std_logic_vector (7 downto 0);
23
24 🖨
              -- User ports ends
             -- Do not modify the ports beyond this line
26
27
28
             -- Ports of Axi Slave Bus Interface S00 AXI
29
             s00_axi_aclk : in std_logic;
             s00_axi_aresetn : in std_logic;
             s00_axi_awaddr : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
```

### Added ports to digi\_stopwatch\_v1\_0\_arch\_imp file

```
architecture arch_imp of dig_stopwatch_v1_0 is


-- component declaration

component dig_stopwatch_v1_0_800_AXI is


generic (
    C_S_AXI_DATA_WIDTH : integer := 32;
    C_S_AXI_ADDR_WIDTH : integer := 4
);

port (
    segs: out std_logic_vector (6 downto 0);
    EN: out std_logic_vector (7 downto 0);
    pause: in std_logic;
    S_AXI_ACLK : in std_logic;
    S_AXI_ACLK : in std_logic;
    S_AXI_ARESETN : in std_logic;
    S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
    S_AXI_AWADID : in std_logic_vector(2 downto 0);
    S_AXI_AWVALID : in std_logic;
}
```

### Added port component to digi\_stopwatch\_v1\_0\_arch\_imp file









Merging changes and packing to create custom digi\_stopwatch IP.






Adding Microblaze IP on block design and running block automation to automatically add peripherals according to the options.






Changing to single ended clock from differential and reset type to active low.






### Added three IP components

- AXI UART (Serial Communication)
- AXI Timer (Accurate Timer)
- Custom Digital Stopwatch




Setting baud rate in AXI UART value as 9600 for later use to match it with local machine. Setting segs, EN, pause as external.










Running connection automation for automatic connection between all IP and validating design afterwards.




Creating HDL Wrapper to translate the block design into a source file.











Runing synthesis and implementation with I/O floor plan constraints for 7 segment display, switch and clock.




Generating bitstream and programming to Nexys board.






Initial state with pause. Switch V10(Most left switch) is the input pause.




When the switch is triggered to high, the timer starts






Switch set as low causing the timer to stop




Switch set as high, timer running.






### Exporting hardware.




Launching vitis.









Setting platform with the XSA file imported from vivado and creating a peripheral test application.

```
30 #include <stdio.h>
#include "xparameters.h"

#include "xil_cache.h"

#include "xtmrctr.h"

#include "tmrctr_header.h"
35⊖int main ()
36 {
37
       Xil_ICacheEnable();
       Xil_DCacheEnable();
38
39
       print("---Entering main---\n\r");
40
41
42
43
           int status;
44
45
           print("\r\n Running TmrCtrSelfTestExample() for axi_timer_0...\r\n");
46
47
           status = TmrCtrSelfTestExample(XPAR_AXI_TIMER_0_DEVICE_ID, 0x0);
48
49
           if (status == 0) {
50
               print("TmrCtrSelfTestExample PASSED\r\n");
51
52
53
           else {
               print("TmrCtrSelfTestExample FAILED\r\n");
54
55
56
57
       }
```



First build after creating a peripheral test resulted in error stating "#inlcude xparameters.h no such file or directory"

https://support.xilinx.com/s/question/0D52E00006jpcvVSAQ/fatal-error-xparametersh-no-such-file-or-directoryxilinx-platform-definition-filexpfm-is-removed-after-building-the-project?language=en\_US Researching about this error helped to solve the build issue as there was problem with the makefile for the custom dig\_stopwatch IP that we created. The directory was not the same as the Board support package for the custom dig\_stopwatch IP as the rest of the IP's that was implemented.

```
1 COMPTLER=
  2 ARCHIVER=
  3 CP=cp
  4 COMPILER FLAGS
  5 EXTRA COMPILER FLAGS=
  6 LIB=libxil.a
 8 RELEASEDIR=../../../lib
9 INCLUDEDIR=../../../include
10 INCLUDES=-I./. -I${INCLUDEDIR}
 12 INCLUDEFILES=*.h
13 LIBSOURCES=*.c
14 OUTS = *.o
 16 libs:
        echo "Compiling dig_stopwatch..."

$(COMPILER) $(COMPILER_FLAGS) $(EXTRA_COMPILER_FLAGS) $(INCLUDES) $(LIBSOURCES)
        $(ARCHIVER) -r ${RELEASEDIR}/${LIB} ${OUTS}
 20
        make clean
 22 include:
        ${CP} $(INCLUDEFILES) $(INCLUDEDIR)
        rm -rf ${OUTS}
```

### Makefile for

And also



 $per\mbox{\colored} per\mbox{\colored} standalone\_microblaze\_0\bsp\mbox{\colored} stopw atch\_v1\_0\sc\ .$ 

Both of the makefile for the custom ip on the BSP settings were similar whereas makefile for the other ip generated automatically from the ip catalogue was different.

Makefile for uartlite, bramv4\_8, cpu\_v2\_16,standalone\_v8\_0 and tmrctr\_v4\_9 on the BSP file. After changing makefile for the custom digital stopwach ip to the same as the IP from the Catalogue, the build was successful.

```
Build Console [pheri_test_system, Debug]


18:41:09 **** Build of configuration Debug for project pheri_test_system ****
make all

Skipping SD card image generation. Reason: "The system project only has applications for microblaze

18:41:09 Build Finished (took 114ms)
```

Build successful after changing makefile.





### Generating linker script for pheri\_test application

```
Build Console [pheri_test, Debug]

'Invoking: MicroBlaze gcc linker'
mb-gcc -Wl,-T -Wl,../src/lscript.ld -LC:/Users/tekpun/Desktop/Microblazedigitalstopwatch/vitisfinal/mbdesign_wrapper/export,
'Finished building target: pheri_test.elf'


'Invoking: MicroBlaze Print Size'
mb-size pheri_test.elf | tee "pheri_test.elf.size"
text data bss dec hex filename
4080 288 2136 6504 1968 pheri_test.elf
'Finished building: pheri_test.elf.size'

'Invoking: MicroBlaze Print Size'


18:44:44 Build Finished (took 733ms)
```

Rebuilding after generating linker script





Creating a single application debug for pher\_test application



Connecting to serial port via AXI UART baud rate which we set earlier to 9600 and the port to which the board is connected.



```
34 #include "tmrctr_header.h"
35⊖int main ()
36 {
37
       Xil_ICacheEnable();
38
       Xil_DCacheEnable();
39
       print("---Entering main---\n\r");
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
          int status;
          print("\r\n Running TmrCtrSelfTestExample() for axi_timer_0...\r\n");
          status = TmrCtrSelfTestExample(XPAR_AXI_TIMER_0_DEVICE_ID, 0x0);
          if (status == 0) {
              print("TmrCtrSelfTestExample PASSED\r\n");
          else {
              print("TmrCtrSelfTestExample FAILED\r\n");
          }
       }
```

### Creating a breakpoint to check for output on serial monitor.

```
© Connected to: Serial Terminal № Executables ② Debug Shell ® Vitis Log № Problems © Debugger Console

Connected to: Serial ( COM16, 9600, 0, 8 )

Connected to COM16 at 9600
---Entering main---

Running TmrCtrSelfTestExample() for axi_timer_0...
TmrCtrSelfTestExample PASSED
---Exiting main---
```

Serial monitor output: axi\_timer\_0 test passed.



```
ÖC
59 /* Definitions for driver DIG STOPWATCH */
70 #define XPAR DIG STOPWATCH NUM INSTANCES 1
71
72 /* Definitions for peripheral DIG STOPWATCH 0 */
73 #define XPAR DIG STOPWATCH 0 DEVICE ID 0
74 #define XPAR_DIG_STOPWATCH_0_S00_AXI_BASEADDR 0x44A00000
75 #define XPAR_DIG_STOPWATCH_0_S00_AXI_HIGHADDR 0x44A0FFFF
76
77
600 /* Definitions for driver UARTLITE */
 601 #define XPAR_XUARTLITE_NUM_INSTANCES 1U
 602
 603 /* Definitions for peripheral AXI_UARTLITE_0 */
 604 #define XPAR_AXI_UARTLITE_0_DEVICE_ID 0U
 605 #define XPAR_AXI_UARTLITE_0_BASEADDR 0x40600000U
 606 #define XPAR_AXI_UARTLITE_0_HIGHADDR 0x4060FFFFU
 607 #define XPAR_AXI_UARTLITE_0_BAUDRATE 9600U
 608 #define XPAR_AXI_UARTLITE_0_USE_PARITY 0U
 609 #define XPAR_AXI_UARTLITE_0_ODD_PARITY 0U
 610 #define XPAR_AXI_UARTLITE_0_DATA_BITS 8U
```

Definitions for peripherals from the xparameters.h file.

```
#include <stdio.h>
#include "xparameters.h"
#include "xil_cache.h"
#include "xtmrctr.h"
#include "tmrctr_header.h"
```

Including files that are being used.

```
{
  int status;

print("\r\n Running TmrCtrSelfTestExample() for axi_timer_0...\r\n");

status = TmrCtrSelfTestExample(XPAR_AXI_TIMER_0_DEVICE_ID, 0x0);

if (status == 0) {
    print("PASSED for axi_timer\r\n");
  }

else {
    print("FAILED for axi_timer\r\n");
  }
}
```

Status to check for axi\_timer\_0 in testperiph.c



```
{
  int status1;
  print("\r\n Running TmrCtrSelfTestExample() for axi_uartlite_0...\r\n");
  status1 = TmrCtrSelfTestExample(XPAR_AXI_UARTLITE_0_DEVICE_ID, 0x0);
  if (status1 == 0) {
     print("PASSED for axi_Uartlite\r\n");
  }
  else {
     print("FAILED for axi_Uartlite\r\n");
  }
}
```

Status1 to check for AXI\_UARTLITE in testperiph.c

```
{
  int status2;

print("\r\n Running TmrCtrSelfTestExample() for dig_stopwatch...\r\n");

status2 = TmrCtrSelfTestExample(XPAR_DIG_STOPWATCH_0_DEVICE_ID, 0x0);

if (status2 == 0) {
    print("PASSED for dig_stopwatch\r\n");
  }

else {
    print("FAILED for dig_stopwatch\r\n");
  }
}
```

Status2 to check for dig\_stopwatch in testperiph.c


Output on Vitis serial terminal showing






Nexys board being programmed from vitis. Pause(switch V10) set to high






Pause(switch V10) set to low



Pause(switch V10) set to high





Pause(switch V10) set to low

### 4. Conclusion

In conclusion, the development and integration of a custom AXI digital stopwatch with a MicroBlaze processor was successful. A key aspect to take away from this project is being able to ensure that the IP repository is correctly configured, and its location is specified in your project settings to make sure they are accurate. Also verify that the IP repository has been correctly initialized. For certain tools to identify the IP repository, there needs to be an initial setup or configuration procedure. One such problem faced was when building the pheriperal.c file and having the "parameters.h" error whereby to solve it, the makefile of the custom digital stopwatch had to be changed which allowed the ip path to be correct leading to a successful build.