



Department of Design Engineering and Mathematics
Middlesex University



Coursework 3: MicroBlaze and embedding Custom IP with Nexys Board

Dr Purav Shah
Tek Bahadur Pun
M00834324

PDE3111 – SoC Design & Implementation
BEng Electronic Engineering



January 2024

Tabel of Contents

1. Introduction
2. Materials and experiment setup
3. Experimental procedure & Analysis
4. Conclusions



1. Introduction

The purpose of this report is to set up a customized Digital Stopwatch IP on vivado and implement it with the MicroBlaze IP core. This report will also outline the technical process of implementing the custom Digital Stopwatch IP AXI block into the MicroBlaze processor in vivado and writing the software needed using Vitis to regulate the hardware's operation.


2. Materials and Experimental Setup

- Development board
 - Nexys 4 DDR
- FPGA Development
 - Vivado Design
- Software Development
 - Vitis Platform


Vivado will be used to create the custom Digital Stopwatch IP and later implemented with the Microblaze IP Core with necessary components to generate a bitstream to program the board to check correct working inputs and outputs on the board. After bitstream generation and necessary checks, XSA file to be imported on the Vitis software for software development.

3. Experimental Procedure & Analysis

3.1. FPGA Development



It is important to pick the correct board that is being used in the project, for this case, the board used was Nexys4 DDR.



New dig_stopwatch package ip created added with the provided files, dig_stopwatch.vhd, my_genpluse.vhd and sevenseg.vhd as design source files in the project.



```

4
5 entity dig_stopwatch_v1_0_S00_AXI is
6     generic (
7         -- Users to add parameters here
8
9         -- User parameters ends
10        -- Do not modify the parameters beyond this line
11
12        -- Width of S_AXI data bus
13        C_S_AXI_DATA_WIDTH  : integer := 32;
14        -- Width of S_AXI address bus
15        C_S_AXI_ADDR_WIDTH  : integer := 4
16    );
17    port (
18        -- Users to add ports here
19
20        pause: in std_logic;
21        segs: out std_logic_vector (6 downto 0);
22        EN: out std_logic_vector (7 downto 0);
23
24        -- User ports ends
25        -- Do not modify the ports beyond this line
26
27        -- Global Clock Signal
28        S_AXI_ACLK  : in std_logic;
29        -- Global Reset Signal. This Signal is Active LOW
30        S_AXI_ARESETN  : in std_logic;
31        -- Write address (issued by master, accepted by Slave)
32        S_AXI_AWADDR  : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);

```

Added ports from dig_stopwatch to digi_stopwatch_v1_0_S00_AXI_inst file

```

39
40 architecture arch_imp of dig_stopwatch_v1_0_S00_AXI is
41
42     component dig_stopwatch is
43         port (resetn, clock, pause: in std_logic;
44             segs: out std_logic_vector (6 downto 0);
45             EN: out std_logic_vector (7 downto 0));
46     end component;
47
48     -- AXI4LITE signals
49     signal axi_awaddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
50     signal axi_awready : std_logic;
51     signal axi_wready  : std_logic;
52     signal axi_bresp   : std_logic_vector(1 downto 0);
53     signal axi_bvalid  : std_logic;

```

Component declaration for dig_stopwatch in digi_stopwatch_v1_0_S00_AXI_inst file

```

397     -- Add user logic here
398
399     UUI: dig_stopwatch
400     port map (
401         resetn => S_AXI_ARESETN,
402         clock  => S_AXI_ACLK,
403         pause  => pause,
404         segs   => segs,
405         EN     => EN,
406     );
407
408     -- User logic ends
409
410 end arch_imp;
411

```

Port mapping dig_stopwatch components to signals in digi_stopwatch_v1_0_S00_AXI_inst file



```
13 -- Parameters of Axi Slave Bus Interface S00_AXI
14 C_S00_AXI_DATA_WIDTH : integer := 32;
15 C_S00_AXI_ADDR_WIDTH : integer := 4;
16 );
17 port (
18 -- Users to add ports here
19
20 pause: in std_logic;
21 segs: out std_logic_vector (6 downto 0);
22 EN: out std_logic_vector (7 downto 0);
23
24 -- User ports ends
25 -- Do not modify the ports beyond this line
26
27
28 -- Ports of Axi Slave Bus Interface S00_AXI
29 s00_axi_aclk : in std_logic;
30 s00_axi_aresetn : in std_logic;
31 s00_axi_awaddr : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
```

Added ports to digi_stopwatch_v1_0_arch_imp file

```
architecture arch_imp of digi_stopwatch_v1_0 is

-- component declaration
component digi_stopwatch_v1_0_S00_AXI is
generic (
C_S_AXI_DATA_WIDTH : integer := 32;
C_S_AXI_ADDR_WIDTH : integer := 4;
);
port (
segs: out std_logic_vector (6 downto 0);
EN: out std_logic_vector (7 downto 0);
pause: in std_logic;
S_AXI_ACLK : in std_logic;
S_AXI_ARESETN : in std_logic;
S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
S_AXI_AWPROT : in std_logic_vector(2 downto 0);
S_AXI_AWVALID : in std_logic;
```

Added port component to digi_stopwatch_v1_0_arch_imp file

Project Summary x Package IP - digi_stopwatch x digi_stopwatch_v1_0.vhd x digi_stopwatch_v1_0_S00_AXI.vhd x digi_stopwatch.vhd x

Packaging Steps

- Identification
- Compatibility
- File Groups**
- Customization Parameters
- Ports and Interfaces
- Addressing and Memory
- Customization GUI
- Review and Package

File Groups

Merge changes from File Groups Wizard

Q Z E + C

Name	Library Name	Type	Is Include	File Group Name	Model Name
Standard			<input type="checkbox"/>		
Advanced			<input type="checkbox"/>		
> VHDL Synthesis (2)			<input type="checkbox"/>		digi_stopwatch_v1_0
> VHDL Simulation (2)			<input type="checkbox"/>		digi_stopwatch_v1_0
> Software Driver (6)			<input type="checkbox"/>		
> UI Layout (1)			<input type="checkbox"/>		
> Block Diagram (1)			<input type="checkbox"/>		



Project Summary x Package IP - dig_stopwatch x dig_stopwatch_v1_0.vhd x dig_stopwatch_v1_0_500_AXI.vhd x dig_stopwatch.vhd x

Packaging Steps

- ✓ Identification
- ✓ Compatibility
- ✓ File Groups
- Customization Parameters**
- Ports and Interfaces
- ✓ Addressing and Memory
- Customization GUI
- Review and Package

Customization Parameters

! Merge changes from Customization Parameters Wizard

Q [] [] [] [] [] []

Name	Description	Display Name	Value	Value Bit String Length	Value Format
Customization Parameters					
• C_S00_AXI_DATA_WIDTH	Width of S_AXI data bus	C S00 AXI DATA WIDTH	32	0	long
• C_S00_AXI_ADDR_WIDTH	Width of S_AXI address bus	C S00 AXI ADDR WIDTH	4	0	long
• C_S00_AXI_BASEADDR		C S00 AXI BASEADDR	0xFFFFFFFF	32	bitString
• C_S00_AXI_HIGHADDR		C S00 AXI HIGHADDR	0x00000000	32	bitString

Settings

Q-

Project Settings

- General
- Simulation
- Elaboration
- Dataflow
- Synthesis
- Implementation
- Bitstream
- IP
 - Repository
 - Packager**

Tool Settings

- Project
- IP Defaults
- Vivado Store
- Source File
- Display
- Help
- Text Editor
- 3rd Party Simulators
- Colors
- Selection Rules
- Shortcuts
- Strategies
- Window Behavior

IP > Packager

Specify settings related to IP Packager.

Default Values

The following values will be automatically applied after finishing the IP Packager Wizard.

Vendor: xilinx.com

Library: user

Category: /UserIP

IP location: ./ip_repo

Automatic Behavior

After Packaging

- ☒ Create archive of IP
- ☒ Add IP to the IP Catalog of the current project
- ☒ Close IP Packager window
- ☐ Include Source project archive

Edit IP in IP Packager

- ☒ Delete project after packaging


File Extensions to Filter on Add Directory

Create a list of file extensions that will be automatically filtered when adding a directory to a File Group.

+ -

OK Cancel Apply Restore...

Merging changes and packing to create custom digi_stopwatch IP.



Adding Microblaze IP on block design and running block automation to automatically add peripherals according to the options.



Re-customize IP

Clocking Wizard (6.0)

Documentation IP Location

IP Symbol Resource

☐ Show disabled ports

Component Name clk_wiz_1

Board Clocking Options Output Clocks MMCM Settings Summary

Jitter Optimization

☐ Minimize Power ☒ Balanced

☐ Spread Spectrum ☐ Minimize Output Jitter

☐ Dynamic Phase Shift ☐ Maximize Input Jitter filtering

☐ Phase Duty Cycle Config ☐ Write DRP registers

Name	Input Frequency(MHz)	Jitter Options	Input Jitter	Source
clk_out0	100.000	10.000 - 800.000	UI 0.010	Single ended clock capable p
clk_out1	100.000	60.000 - 120.000	0.010	Single ended clock capable p

OK Cancel

Re-customize IP

Clocking Wizard (6.0)

Documentation IP Location

IP Symbol Resource

☐ Show disabled ports

Component Name clk_wiz_1

Board Clocking Options Output Clocks MMCM Settings Summary

Output Clock	Frequency	Phase	Input Jitter	Source
clk_out6	100.000	N/A	0.000	N/A
clk_out7	100.000	N/A	0.000	N/A

☐ USE CLOCK SEQUENCING

Clocking Feedback

Output Clock	Sequence Number
clk_out1	1
clk_out2	1
clk_out3	1
clk_out4	1
clk_out5	1
clk_out6	1
clk_out7	1

Source

☒ Automatic Control On-Chip ☐ Automatic Control Off-Chip

☐ User-Controlled On-Chip ☐ User-Controlled Off-Chip

Signaling

☒ Single-ended ☐ Differential

Enable Optional Inputs / Outputs for MMCM/PLL

☒ reset ☐ power_down ☐ input_clk_stopped


☒ locked ☐ clkfbstopped

Reset Type

☐ Active High ☒ Active Low


OK Cancel

Changing to single ended clock from differential and reset type to active low.



Added three IP components

- AXI UART (Serial Communication)
- AXI Timer (Accurate Timer)
- Custom Digital Stopwatch



Re-customize IP

AXI Uartlite (2.0)

Documentation IP Location

☐ Show disabled ports

Component Name: axi_uartlite_0

Board IP Configuration

AXI CLK Frequency 100 [10-300]MHz

Baud Rate 9600


Data Bits 8 [5 - 8]




Parity

☒ No Parity ☐ Odd ☐ Even

OK Cancel

Setting baud rate in AXI UART value as 9600 for later use to match it with local machine. Setting segs, EN, pause as external.







Synthesis Complete
I/O Planning

Package x Device x Nexys4DDR_Master.xdc x


1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

A B C D E F G H I J K L M N P Q R T U V


All ports (20)

Port	Direction	Signal	Pin	IO Standard	IO Type	IO Width	IO Delay
CLKSYS_CLOCK_34497 (1)	IN				35	LVC MOS33*	3300
Scalar ports (1)							
sys_clock	IN	clk	E3		35	LVC MOS33*	3300
RST.RESET_34497 (1)	IN				15	LVC MOS33*	3300
usb_uart_34497 (2)	(Multiple)				35	LVC MOS33*	3300
EN_0 (8)	OUT				(Multiple)	LVC MOS33*	3300
EN_0[7]	OUT		U13		14	LVC MOS33*	3300
EN_0[6]	OUT		K2		35	LVC MOS33*	3300
EN_0[5]	OUT		T14		14	LVC MOS33*	3300
EN_0[4]	OUT		P14		14	LVC MOS33*	3300
EN_0[3]	OUT		J14		15	LVC MOS33*	3300
EN_0[2]	OUT		T9		14	LVC MOS33*	3300
EN_0[1]	OUT		J18		15	LVC MOS33*	3300
EN_0[0]	OUT		J17		15	LVC MOS33*	3300
segs_0 (7)	OUT				(Multiple)	LVC MOS33*	3300
segs_0[6]	OUT		T10		14	LVC MOS33*	3300
segs_0[5]	OUT		R10		14	LVC MOS33*	3300
segs_0[4]	OUT		K16		15	LVC MOS33*	3300
segs_0[3]	OUT		K13		15	LVC MOS33*	3300
segs_0[2]	OUT		P15		14	LVC MOS33*	3300
segs_0[1]	OUT		T11		14	LVC MOS33*	3300
segs_0[0]	OUT		L18		14	LVC MOS33*	3300
Scalar ports (1)							
pause_0	IN		V10		14	LVC MOS33*	3300


```
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
## Clock signal
set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 } [get_ports { sys_clock }]; #IO_L12P_T1_MRCC_35 Sch=olk100mhz
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [ get_ports { sys_clock } ];
##Switches
set_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [get_ports { sel[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=av[10]
set_property -dict { PACKAGE_PIN T13 IOSTANDARD LVCMOS33 } [get_ports { sel[11] }]; #IO_L23P_T3_A03_D19_14 Sch=av[11]
set_property -dict { PACKAGE_PIN H6 IOSTANDARD LVCMOS33 } [get_ports { resetn }]; #IO_L24P_T3_35 Sch=av[12]
set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=av[13]
set_property -dict { PACKAGE_PIN U11 IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=av[14]
set_property -dict { PACKAGE_PIN V10 IOSTANDARD LVCMOS33 } [get_ports { pause_0 }]; #IO_L21P_T3_DQS_14 Sch=av[15]
##7 segment display
set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } [get_ports { segs_0[6] }]; #IO_L24N_T3_A00_D16_14 Sch=oa
set_property -dict { PACKAGE_PIN R10 IOSTANDARD LVCMOS33 } [get_ports { segs_0[5] }]; #IO_L25_14 Sch=ob
set_property -dict { PACKAGE_PIN K16 IOSTANDARD LVCMOS33 } [get_ports { segs_0[4] }]; #IO_L25_15 Sch=oc
set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS33 } [get_ports { segs_0[3] }]; #IO_L17P_T2_A26_15 Sch=od
set_property -dict { PACKAGE_PIN P15 IOSTANDARD LVCMOS33 } [get_ports { segs_0[2] }]; #IO_L13P_T2_MRCC_14 Sch=oe
set_property -dict { PACKAGE_PIN T11 IOSTANDARD LVCMOS33 } [get_ports { segs_0[1] }]; #IO_L19P_T3_A10_D26_14 Sch=of
set_property -dict { PACKAGE_PIN L18 IOSTANDARD LVCMOS33 } [get_ports { segs_0[0] }]; #IO_L4P_T0_D04_14 Sch=og
set_property -dict { PACKAGE_PIN H15 IOSTANDARD LVCMOS33 } [get_ports { DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
set_property -dict { PACKAGE_PIN J17 IOSTANDARD LVCMOS33 } [get_ports { EN[0] }]; #IO_L23P_T3_P0E_B_15 Sch=an[0]
set_property -dict { PACKAGE_PIN J18 IOSTANDARD LVCMOS33 } [get_ports { EN[1] }]; #IO_L23N_T3_PWE_B_15 Sch=an[1]
set_property -dict { PACKAGE_PIN T9 IOSTANDARD LVCMOS33 } [get_ports { EN[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
set_property -dict { PACKAGE_PIN J14 IOSTANDARD LVCMOS33 } [get_ports { EN[3] }]; #IO_L19P_T3_A22_15 Sch=an[3]
set_property -dict { PACKAGE_PIN P14 IOSTANDARD LVCMOS33 } [get_ports { EN[4] }]; #IO_L28N_T1_D12_14 Sch=an[4]
set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports { EN[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
set_property -dict { PACKAGE_PIN K2 IOSTANDARD LVCMOS33 } [get_ports { EN[6] }]; #IO_L23P_T3_35 Sch=an[6]
set_property -dict { PACKAGE_PIN U13 IOSTANDARD LVCMOS33 } [get_ports { EN[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
```




Running synthesis and implementation with I/O floor plan constraints for 7 segment display, switch and clock.




Generating bitstream and programming to Nexys board.




Initial state with pause. Switch V10(Most left switch) is the input pause.




When the switch is triggered to high, the timer starts




Switch set as low causing the timer to stop



Switch set as high, timer running.



Exporting hardware.



Launching vitis.



New Application Project

Platform

Note: A platform project will be generated automatically in workspace for the selected XSA. It can be customized later.

Select a platform from repository **Create a new platform from hardware (XSA)**

Hardware Specification

XSA File:

- C:\Users\tekpun\Desktop\Microblazedigitalstopwatch\microblazedigital\mbdesign_wrapper.xsa
- vck190
- vmk180
- zc702
- zc706
- zcu102
- zcu106
- zed
- C:\Users\tekpun\Desktop\Microblazedigitalstopwatch\microblazedigital\mbdesign_wrapper.xsa

Browse...

Platform name: mbdesign_wrapper

< Back Next > Finish Cancel

New Application Project

Domain

Select a domain for your project or create a new domain

Select the domain that the application would link to or create a new domain

Note: New domain created by this wizard will have all the requirements of the application template selected in the next step

Select a domain

+ Create new...

Domain details

Name: standalone_microblaze_0


Display Name: standalone_microblaze_0

Operating System: standalone

Processor: microblaze_0


Architecture: 32-bit

< Back Next > Finish Cancel



Setting platform with the XSA file imported from vivado and creating a peripheral test application.

```
29
30 #include <stdio.h>
31 #include "xparameters.h"
32 #include "xil_cache.h"
33 #include "xtmrctr.h"
34 #include "tmrctr_header.h"
35 int main ()
36 {
37     Xil_ICacheEnable();
38     Xil_DCacheEnable();
39     print("---Entering main---\n\r");
40
41
42     {
43         int status;
44
45         print("\r\n Running TmrCtrSelfTestExample() for axi_timer_0...\r\n");
46
47         status = TmrCtrSelfTestExample(XPAR_AXI_TIMER_0_DEVICE_ID, 0x0);
48
49         if (status == 0) {
50             print("TmrCtrSelfTestExample PASSED\r\n");
51         }
52         else {
53             print("TmrCtrSelfTestExample FAILED\r\n");
54         }
55     }
56
57 }
```




```
Build Console [mbpheritest, Debug]
04:45:57 **** Incremental Build of configuration Debug for project mbpheritest ****
make all
'Building file: ../src/testperiph.c'
'Invoking: MicroBlaze gcc compiler'
mb-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/testperiph.o" -IC:/Users/tekpun/Desktop/Microblazedigitalstopwatch/
../src/testperiph.c:31:10: fatal error: xparameters.h: No such file or directory
31 | #include "xparameters.h"
    |          ^~~~~~
compilation terminated.
make: *** [src/subdir.mk:26: src/testperiph.o] Error 1

04:45:58 Build Finished (took 247ms)
```

First build after creating a peripheral test resulted in error stating “#include xparameters.h no such file or directory”

https://support.xilinx.com/s/question/0D52E00006jpcvVSAQ/fatal-error-xparametersh-no-such-file-or-directoryxilinx-platform-definition-filexpfm-is-removed-after-building-the-project?language=en_US Researching about this

error helped to solve the build issue as there was problem with the makefile for the custom dig_stopwatch IP that we created. The directory was not the same as the Board support package for the custom dig_stopwatch IP as the rest of the IP's that was implemented.



```
pheri_test_system pheri_test Makefile
1 COMPILER=
2 ARCHIVER=
3 CP=cp
4 COMPILER_FLAGS=
5 EXTRA_COMPILER_FLAGS=
6 LIB=libxil.a
7
8 RELEASEDIR=../../lib
9 INCLUDEDIR=../../include
10 INCLUDES=-I./ -I${INCLUDEDIR}
11
12 INCLUDEFILES=*.h
13 LIBSOURCES=*.c
14 OUTS = *.o
15
16 libs:
17     echo "Compiling dig_stopwatch..."
18     ${COMPILER} ${COMPILER_FLAGS} ${EXTRA_COMPILER_FLAGS} $(INCLUDES) $(LIBSOURCES)
19     ${ARCHIVER} -r ${RELEASEDIR}/${LIB} ${OUTS}
20     make clean
21
22 include:
23     ${CP} ${INCLUDEFILES} ${INCLUDEDIR}
24
25 clean:
26     rm -rf ${OUTS}
27
```

Makefile for

C:\Users\tekpun\Desktop\Microblazedigitalstopwatch\vitisfinal\mbdesign_wrap
per\hw\drivers\dig_stopwatch_v1_0\src

And also

C:\Users\tekpun\Desktop\Microblazedigitalstopwatch\vitisfinal\mbdesign_wrap



per\microblaze_0\standalone_microblaze_0\bsp\microblaze_0\libsrc\dig_stopw
atch_v1_0\src .


Both of the makefile for the custom ip on the BSP settings were similar whereas makefile for the other ip generated automatically from the ip catalogue was different.

```
pheri_test_system pheri_test Makefile Makefile Makefile
1 DRIVER_LIB_VERSION = 1.0
2 COMPILER=
3 ARCHIVER=
4 CP=cp
5 COMPILER_FLAGS=
6 EXTRA_COMPILER_FLAGS=
7 LIB=libxil.a
8
9 CC_FLAGS = $(COMPILER_FLAGS)
10 ECC_FLAGS = $(EXTRA_COMPILER_FLAGS)
11
12 RELEASEDIR=../../lib/
13 INCLUDEDIR=../../include/
14 INCLUDES=-I./ -I$(INCLUDEDIR)
15
16 SRCFILES:=$(wildcard *.c)
17
18 OBJECTS = $(addprefix $(RELEASEDIR), $(addsuffix .o, $(basename $(wildcard *.c))))
19
20 libs: $(OBJECTS)
21
22 DEFILES := $(SRCFILES:%.c=$(RELEASEDIR)%.d)
23
24 include $(wildcard $(DEFILES))
25
26 include $(wildcard ../../../../dep.mk)
27
28 $(RELEASEDIR)%.o: %.c
29     $(COMPILER) $(CC_FLAGS) $(ECC_FLAGS) $(INCLUDES) $(DEPENDENCY_FLAGS) $< -o $@
30
31 .PHONY: include
32 include: $(addprefix $(INCLUDEDIR),$(wildcard *.h))
33
34 $(INCLUDEDIR)%.h: %.h
35     $(CP) $< $@
36
37 clean:
38     rm -rf $(OBJECTS)
39     rm -rf $(DEFILES)
40
```

Makefile for uartlite, bramv4_8, cpu_v2_16,standalone_v8_0 and tmrctr_v4_9 on the BSP file. After changing makefile for the custom digital stopwach ip to the same as the IP from the Catalogue, the build was successful.

```
Build Console [pheri_test_system, Debug]
18:41:09 **** Build of configuration Debug for project pheri_test_system ****
make all
Skipping SD card image generation. Reason: "The system project only has applications for microblaze
18:41:09 Build Finished (took 114ms)
```


Build successful after changing makefile.




Generating linker script for pheri_test application

```
Build Console [pheri_test, Debug]
'Invoking: MicroBlaze gcc linker'
mb-gcc -Wl,-T -Wl,../src/lscript.ld -LC:/Users/tekpun/Desktop/Microblazedigitalstopwatch/vitisfinal/mbdesign_wrapper/export,
'Finished building target: pheri_test.elf'
'
'Invoking: MicroBlaze Print Size'
mb-size pheri_test.elf |tee "pheri_test.elf.size"
text    data    bss    dec    hex filename
4080    288     2136   6504   1968 pheri_test.elf
'Finished building: pheri_test.elf.size'
'
18:44:44 Build Finished (took 733ms)
```

Rebuilding after generating linker script



Creating a single application debug for pher_test application



Connecting to serial port via AXI UART baud rate which we set earlier to 9600 and the port to which the board is connected.



```
34 #include "tmrctr_header.h"
35 int main ()
36 {
37     Xil_ICacheEnable();
38     Xil_DCacheEnable();
39     print("---Entering main---\n\r");
40
41
42     {
43         int status;
44
45         print("\r\n Running TmrCtrSelfTestExample() for axi_timer_0...\r\n");
46
47         status = TmrCtrSelfTestExample(XPAR_AXI_TIMER_0_DEVICE_ID, 0x0);
48
49         if (status == 0) {
50             print("TmrCtrSelfTestExample PASSED\r\n");
51         }
52         else {
53             print("TmrCtrSelfTestExample FAILED\r\n");
54         }
55     }
56 }
```

Creating a breakpoint to check for output on serial monitor.


The screenshot shows the Vitis IDE interface with the 'Vitis Serial Terminal' tab selected. The terminal displays the following output:

```
Connected to: Serial ( COM16, 9600, 0, 8 )

Connected to COM16 at 9600
---Entering main---

Running TmrCtrSelfTestExample() for axi_timer_0...
TmrCtrSelfTestExample PASSED
---Exiting main---
```

Serial monitor output: axi_timer_0 test passed.



```
#include <stdio.h>
#include "xparameters.h"
#include "xil_cache.h"
#include "xtmrctr.h"
#include "tmrctr_header.h"
```

```
{
    int status;

    print("\r\n Running TmrCtrSelfTestExample() for axi_timer_0...\r\n");

    status = TmrCtrSelfTestExample(XPAR_AXI_TIMER_0_DEVICE_ID, 0x0);

    if (status == 0) {
        print("PASSED for axi_timer\r\n");
    }
    else {
        print("FAILED for axi_timer\r\n");
    }
}
```

25



```
{  
    int status1;  
  
    print("\r\n Running TmrCtrSelfTestExample() for axi_uartlite_0...\r\n");  
  
    status1 = TmrCtrSelfTestExample(XPAR_AXI_UARTLITE_0_DEVICE_ID, 0x0);  
  
    if (status1 == 0) {  
        print("PASSED for axi_Uartlite\r\n");  
    }  
    else {  
        print("FAILED for axi_Uartlite\r\n");  
    }  
}
```

Status1 to check for AXI_UARTLITE in testperiph.c


```
{  
    int status2;  
  
    print("\r\n Running TmrCtrSelfTestExample() for dig_stopwatch...\r\n");  
  
    status2 = TmrCtrSelfTestExample(XPAR_DIG_STOPWATCH_0_DEVICE_ID, 0x0);  
  
    if (status2 == 0) {  
        print("PASSED for dig_stopwatch\r\n");  
    }  
    else {  
        print("FAILED for dig_stopwatch\r\n");  
    }  
}
```

Status2 to check for dig_stopwatch in testperiph.c

The screenshot shows the Vitis Serial Terminal window with the following output:


```
Connected to: Serial ( COM16, 9600, 0, 8 )  
---Entering main---  
  
Running TmrCtrSelfTestExample() for axi_timer_0...  
PASSED for axi_timer  
  
Running TmrCtrSelfTestExample() for axi_uartlite_0...  
PASSED for axi_Uartlite  
  
Running TmrCtrSelfTestExample() for dig_stopwatch...  
PASSED for dig_stopwatch  
---Exiting main---
```

Output on Vitis serial terminal showing




Nexys board being programmed from vitis.


Pause(switch V10) set to high



Pause(switch V10) set to low



Pause(switch V10) set to high



Pause(switch V10) set to low

4. Conclusion

In conclusion, the development and integration of a custom AXI digital stopwatch with a MicroBlaze processor was successful. A key aspect to take away from this project is being able to ensure that the IP repository is correctly configured, and its location is specified in your project settings to make sure they are accurate. Also verify that the IP repository has been correctly initialized. For certain tools to identify the IP repository, there needs to be an initial setup or configuration procedure. One such problem faced was when building the peripheral.c file and having the “parameters.h” error whereby to solve it, the makefile of the custom digital stopwatch had to be changed which allowed the ip path to be correct leading to a successful build.