{"payload":{"header_redesign_enabled":false,"results":[{"id":"707788545","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"ferdirizaldi/CPU-Simulation-Verilog","hl_trunc_description":"Basic CPU design with verilog. and observed with simulated machine gtkwave","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":707788545,"name":"CPU-Simulation-Verilog","owner_id":82532942,"owner_login":"ferdirizaldi","updated_at":"2023-10-20T16:57:40.266Z","has_issues":true}},"sponsorable":false,"topics":["design","cpu","verilog","gtkwave"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aferdirizaldi%252FCPU-Simulation-Verilog%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ferdirizaldi/CPU-Simulation-Verilog/star":{"post":"at7zpOjZZExN6k-EU0JBjZmaskjeegLJ2wFWrQyB_-MclR3oFAF6KH4iudQS46zcG8m41Pt6B4vg4fHLwCLgZw"},"/ferdirizaldi/CPU-Simulation-Verilog/unstar":{"post":"5MP37jfmYb6vkKHL0zTuvYo8ims-gJH30WQlJ2u94gv81ZENaLHEvVTTCnAnqBGEWqB9L5ip_oyhz8NojIH-_g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"03uXqlxnFyfF6ctNrfhOwIRlNzadsa8jxNfD8lVxOxic0L0Ck3_WSoNBcTNRvOGRxIwCg08NOfQBLa3V0IrGgg"}}},"title":"Repository search results"}