

Project 2

B03902003 Chia-sheng Chen
B03902036 Yen-ting Liu
B03902104 Yi-ying Chao


January 5, 2016

Table of contents

- 1 L1 Cache
 - L1 Cache Structure
 - Read and Write of Cache
 - Inside Cache Controller


- 2 DRAM

System Block Diagram




From TA

L1 Cache Structure



Example of Read and Write Structure



Difference


- 8 Mux instead of 4 Mux when write (8 words in a cache line)
- 31:10 tag bit, 9:5 index bit, 4:0 offset bit (spec)

Deciding the Source of Data

Table: Deciding the Source of Data

	Load Word (Read)	Store Word (Write)
Cache Hit	Every word from SRAM	One word from CPU, other from SRAM
Cache Miss	Every word from DRAM	One word from CPU, other from DRAM

Finite State Machine



FSM

