
## CS 223 Digital Design Section 01 Lab 02

**NAME:** Ferhat

**SURNAME:** Korkmaz

**ID:** 21901940

**DATE:** 25.02.2021



Cino Cino Couto Couto

A0 B0 A1 B1 A1 B1 ADDER

Cin1 ADDER

SUM0 Couto SUM1 Cout1

d) module fulladder(input logic x, y, cin, output logic sum, cout);

assign cout = 
$$(x & y) | ((x ^ y) & cin);$$
  
assign sum =  $cin ^ (x ^ y);$ 

endmodule

## e) STRUCTURAL VERILOG

module xor2(input logic x, y, output logic z); assign  $z = x ^ y$ ; endmodule

module or2(input logic x,y, output logic z); assign  $z = x \mid y$ ;

```
endmodule
module and2(input logic x,y, output logic z);
assign z = x \& y;
endmodule
module fulladderst(input logic x, y, cin, output logic sum, cout);
       logic a, b, c;
       xor2 xorfirst(x, y, a);
       xor2 xorsecond(a, cin, sum);
       and2 andfirst(x,y, b);
       and2 andsecond(a, cin, c);
       or2 orfirst(b, c, cout);
endmodule
TESTBENCH
module testbench01();
       logic x,y, cin, sum, cout;
       fulladderst test(x,y, cin, sum, cout);
       initial begin
       x = 0; y = 0; cin = 0; #10;
       x = 0; y = 0; cin = 1; #10;
       x = 0; y = 1; cin = 0; #10;
       x = 0; y = 1; cin = 1; #10;
       x = 1; y = 0; cin = 0; #10;
       x = 1; y = 0; cin = 1; #10;
       x = 1; y = 1; cin = 0; #10;
       x = 1; y = 1; cin = 1; #10;
       end
endmodule
f)
STRUCTURAL VERILOG
module twobitadder(input logic a0, b0, cin0, a1, b1, output logic sum0, sum1, cout1);
       logic cout0;
       fulladderst first(a0, b0, cin0, sum0, cout0);
       fulladderst second(a1, b1, cout0, sum1, cout1);
endmodule
TESTBENCH
module testbench02();
       logic a0, b0, cin0, a1, b1, sum0, sum1, cout1;
```

```
twobitadder (a0, b0, cin0, a1, b1, sum0, sum1, cout1);
        initial begin
        a0 = 0; b0 = 0; cin0 = 0; a1 = 0; b1 = 0; \#10;
        a0 = 0; b0 = 0; cin0 = 0; a1 = 0; b1 = 1; #10;
        a0 = 0; b0 = 0; cin0 = 0; a1 = 1; b1 = 0; #10;
        a0 = 0; b0 = 0; cin0 = 0; a1 = 1; b1 = 1; \#10;
        a0 = 0; b0 = 0; cin0 = 1; a1 = 0; b1 = 0; \#10;
        a0 = 0; b0 = 0; cin0 = 1; a1 = 0; b1 = 1; #10;
        a0 = 0; b0 = 0; cin0 = 1; a1 = 1; b1 = 0; #10;
        a0 = 0; b0 = 0; cin0 = 1; a1 = 1; b1 = 1; \#10;
        a0 = 0; b0 = 1; cin0 = 0; a1 = 0; b1 = 0; \#10;
        a0 = 0; b0 = 1; cin0 = 0; a1 = 0; b1 = 1; #10;
        a0 = 0; b0 = 1; cin0 = 0; a1 = 1; b1 = 0; \#10;
        a0 = 0; b0 = 1; cin0 = 0; a1 = 1; b1 = 1; \#10;
        a0 = 0; b0 = 1; cin0 = 1; a1 = 0; b1 = 0; \#10;
        a0 = 0; b0 = 1; cin0 = 1; a1 = 0; b1 = 1; #10;
        a0 = 0; b0 = 1; cin0 = 1; a1 = 1; b1 = 0; #10;
        a0 = 0; b0 = 1; cin0 = 1; a1 = 1; b1 = 1; \#10;
        a0 = 1; b0 = 0; cin0 = 0; a1 = 0; b1 = 0; \#10;
        a0 = 1; b0 = 0; cin0 = 0; a1 = 0; b1 = 1; #10;
        a0 = 1; b0 = 0; cin0 = 0; a1 = 1; b1 = 0; #10;
        a0 = 1; b0 = 0; cin0 = 0; a1 = 1; b1 = 1; \#10;
        a0 = 1; b0 = 0; cin0 = 1; a1 = 0; b1 = 0; \#10;
        a0 = 1; b0 = 0; cin0 = 1; a1 = 0; b1 = 1; #10;
        a0 = 1; b0 = 0; cin0 = 1; a1 = 1; b1 = 0; \#10;
        a0 = 1; b0 = 0; cin0 = 1; a1 = 1; b1 = 1; \#10;
        a0 = 1; b0 = 1; cin0 = 0; a1 = 0; b1 = 0; \#10;
        a0 = 1; b0 = 1; cin0 = 0; a1 = 0; b1 = 1; #10;
        a0 = 1; b0 = 1; cin0 = 0; a1 = 1; b1 = 0; #10;
        a0 = 1; b0 = 1; cin0 = 0; a1 = 1; b1 = 1; \#10;
        a0 = 1; b0 = 1; cin0 = 1; a1 = 0; b1 = 0; \#10;
        a0 = 1; b0 = 1; cin0 = 1; a1 = 0; b1 = 1; #10;
        a0 = 1; b0 = 1; cin0 = 1; a1 = 1; b1 = 0; #10;
        a0 = 1; b0 = 1; cin0 = 1; a1 = 1; b1 = 1; \#10;
        end
endmodule
```