

# Design of a CORDIC unit architecture


Proposed problems

Oprițoiu Flavius  
flavius.opritoiu@cs.upt.ro

December 4, 2022

# Problem 1

Design the *cordicctrl* FSM, given its state transition diagram:




The interface of the module will be:

```
1 module cordicctrl(
2     input  clk , rst_b , bgn ,
3     input  [3:0] itr ,
4     output ld , init , fin
5 );
```

## Problem 1 (contd.)

Construct a testbench generating the inputs as in the timing diagram bellow:




## Problem 2

Design a ROM unit for storing the 16 CORDIC *arctan* constants, with the following interface


```
1 module rom #(parameter aw=10, dw=32, file="rom_file.txt")(
2     input  clk, rst_b,
3     input  [aw-1:0] addr,
4     output reg [dw-1:0] data
5 );
```

Construct a testbench generating the inputs as in the timing diagram bellow:



## Problem 3

Design the *cordic* unit, given its architecture:



The interface of the module will be:

```


1 module cordic(
2     input  clk , rst_b , bgn ,
3     input  [15:0] theta ,
4     output [15:0] cos
5     output fin
6 );

```

### Problem 3 (contd.)

Implement the multiplexers, the arithmetic right shifters and the adder/subtractor structures as Verilog functions.

Build a testbench for approximating the value of  $\cos 60^\circ$ .



Define a Verilog function `ToRad()` taking as input an angle expressed in degrees and converting it into radians, both input and outputs being of *real* type. Define a Verilog function `ToInt()` taking a real value and converting it into a 16-bit integer according to the format presented in the material. Define a Verilog function `ToReal()` as the inverse operation of `ToInt()`.