

Laboratorio 06 Electrónica Digital 1

Ejercicio 1

Fernando Arrascaeta

Lab 06 Digital I

I.

```
graph LR; S0((S0)) -- "A/0" --> S1((S1)); S1 -- "B/0" --> S2((S2)); S2 -- "AB/1" --> S2; S2 -- "A+B/0" --> S0; S0 -- "A/0" --> S0; S1 -- "B/0" --> S0;
```

1.

2.

S	A	B	S'	y
S ₀	1	x	S ₁	0
S ₀	0	x	S ₀	0
S ₁	x	1	S ₂	0
S ₁	x	0	S ₀	0
S ₂	0	0	S ₀	0
S ₂	1	1	S ₂	1

Codificación

00	S ₀
01	S ₁
10	S ₂

3.

S_0	S_1	A	B	S_0'	S_1'	Y
0	0	1	X	0	1	0
0	0	0	X	0	0	0
0	1	X	1	1	0	0
0	1	X	0	0	0	0
1	0	0	0	0	0	0
1	0	1	1	1	0	1

5. $S_0' = S_0 A B + S_1 B$

$S_1' = S_0' S_1' A$

$Y = S_0 A B$

Logic Friday

File Operation Truthtable Equation Gates View Help

Funci...	Inputs	Outputs	True	False	DC	PI	Gates
S0'-Y	4	3	3, 2, 1	9, 10, ...	4, 4, 4	3	9


S0	S1	A	B	=>	S0'	S1'	Y
1	X	1	1		1		1
X	1	X	1		1		
0	0	1	X			1	

$S_0' = S_0' S_1 A' B + S_0' S_1 A B + S_0 S_1' A B;$
 $S_1' = S_0' S_1' A B' + S_0' S_1' A B;$
 $Y = S_0 S_1' A B;$


Minimized:

$S_0' = S_0 A B + S_1 B;$
 $S_1' = S_0' S_1' A ;$
 $Y = S_0 A B;$


Ejercicio 1



Ejercicio 2




Ejercicio 3



III

No.	Code Gray
0	000
1	001
2	011
3	010
4	110
5	111
6	101
7	100

2.



3.1	Estados	Inputs	Salidas	
	S ₀	0	S ₇	
	S ₀	1	S ₁	
	S ₁	0	S ₀	S ₂ S ₁ S ₀
	S ₁	1	S ₂	S ₀ 000
	S ₂	0	S ₁	S ₁ 001
	S ₂	1	S ₃	S ₂ 010
	S ₃	0	S ₂	S ₃ 011
	S ₃	1	S ₄	S ₄ 100
	S ₄	0	S ₃	S ₅ 101
	S ₄	1	S ₅	S ₆ 110
	S ₅	0	S ₄	S ₇ 111
	S ₅	1	S ₆	
	S ₆	0	S ₅	
	S ₆	1	S ₇	
	S ₇	0	S ₆	
	S ₇	1	S ₀	

4.4

S_2	S_1	S_0	C_0	S_2'	S_1'	S_0'
0	0	0	0	1	1	1
0	0	0	1	0	0	1
0	0	1	0	0	0	0
0	0	1	1	0	1	0
0	1	0	0	0	0	1
0	1	0	1	0	1	1
0	1	1	0	0	1	0
0	1	1	1	1	0	0
1	0	0	0	0	1	1
1	0	0	1	1	0	1
1	0	1	0	1	0	0
1	0	1	1	1	1	0
1	1	0	0	1	0	1
1	1	0	1	1	1	1
1	1	1	0	1	1	0
1	1	1	1	0	0	0

S.1

$$S_2' = \bar{S}_2 \bar{S}_1 S_0 C_0 + \bar{S}_2 \bar{S}_1 \bar{S}_0 \bar{C}_0 + S_2 S_0 \bar{C}_0 + S_2 \bar{S}_1 C_0 + S_2 S_1 \bar{S}_0$$

$$S_1' = S_1 S_0 \bar{C}_0 + \bar{S}_1 S_0 C_0 + \bar{S}_1 \bar{S}_0 \bar{C}_0 + S_1 \bar{S}_0 C_0$$

$$S_0' = \bar{S}_0$$

3.2

4.2

S_2	S_1	S_0	A	B	C
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

S.2

$$A = S_2$$

$$B = \overline{S_2} S_1 + S_2 \overline{S_1}$$

$$C = S_1 \overline{S_0} + \overline{S_1} S_0$$

Logic Friday

File Operation Truthtable Equation Gates View Help

Function Inputs Outputs True False DC PI Gates

S_2, S_0 4 3 8, 8, 8 8, 8, 8 0, 0, 0 10 Not mapped

S_2	S_1	S_0	Co	=>	S_2'	S_1'	S_0'
0	1	1	1		1		
0	0	0	0		1		
1	X	1	0		1		
1	0	X	1		1		
X	1	1	0			1	
X	0	1	1			1	
1	1	0	X			1	
X	0	0	0			1	
X	1	0	1			1	
X	X	0	X				1

Entered by truthtable:

$$S_2' = S_2' S_1' S_0' Co' + S_2' S_1 S_0 Co + S_2 S_1' S_0' Co + S_2 S_1' S_0 Co' + S_2 S_1 S_0' Co' + S_2 S_1 S_0 Co;$$

$$S_1' = S_2' S_1' S_0' Co' + S_2' S_1' S_0 Co + S_2' S_1 S_0' Co + S_2' S_1 S_0 Co' + S_2 S_1' S_0' Co' + S_2 S_1' S_0 Co + S_2 S_1 S_0' Co' + S_2 S_1 S_0 Co;$$

$$S_0' = S_2' S_1' S_0' Co' + S_2' S_1' S_0' Co + S_2' S_1 S_0' Co' + S_2' S_1 S_0' Co + S_2 S_1' S_0' Co' + S_2 S_1' S_0' Co + S_2 S_1 S_0' Co' + S_2 S_1 S_0' Co;$$

Minimized:

$$S_2' = S_2' S_1 S_0 Co + S_2' S_1' S_0' Co' + S_2 S_0 Co' + S_2 S_1' Co + S_2 S_1 S_0' ;$$

$$S_1' = S_1 S_0 Co' + S_1' S_0 Co + S_1' S_0' Co' + S_1 S_0' Co ;$$

$$S_0' = S_0' ;$$



Funci...	Inputs	Outputs	True	False	DC	PI	Gates
A-C	3	3	4, 4, 4	4, 4, 4	0, 0, 0	5	Not mapped

S2	S1	S0	=>	A	B	C
0	1	X			1	
X	1	0				1
X	0	1				1
1	0	X			1	
1	X	X		1		

Entered by truthtable:

$$A = S2 S1' S0' + S2 S1' S0 + S2 S1 S0' + S2 S1 S0;$$

$$B = S2' S1 S0' + S2' S1 S0 + S2 S1' S0' + S2 S1' S0;$$


$$C = S2' S1' S0 + S2' S1 S0' + S2 S1' S0 + S2 S1 S0';$$

Minimized:


$$A = S2 ;$$

$$B = S2' S1 + S2 S1' ;$$

$$C = S1 S0' + S1' S0;$$



Ejercicio 4



Ejemplo Non-Blocking Assignment

```
module flipflop_4b(input logic clk, input logic reset, input logic en, input logic [3:0] d, output logic [3:0] q);  
    always @ (posedge clk, posedge reset)   
        if (reset) q <= 4'b0;  
        else if (en) q <= d;  
endmodule
```

Ejemplo Blocking Assignment

```
module tabla1(input wire A, B, C, output wire Y);  
  
    assign Y = (~A & ~C) | (A & ~B) | (A & C);  
  
endmodule
```