


SPECIFICATIONS

TIMING CHARACTERISTICS

$f_{CLK} = 200\text{kHz}$, $T_A = T_{MIN}$ to T_{MAX} .

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t_{SMPL}	Analog Input Sample Time	See Operating Sequence	1.5		2.0	Clk Cycles
$t_{SMPL} (MAX)$	Maximum Sampling Frequency	ADS1286			20	kHz
t_{CONV}	Conversion Time	See Operating Sequence		12		Clk Cycles
t_{dDO}	Delay Time, $\overline{DCLOCK} \downarrow$ to D_{OUT} Data Valid	See Test Circuits		85	150	ns
t_{dis}	Delay Time, $\overline{CS} \uparrow$ to D_{OUT} Hi-Z	See Test Circuits		25	50	ns
t_{en}	Delay Time, $\overline{DCLOCK} \downarrow$ to D_{OUT} Enable	See Test Circuits		50	100	ns
t_{hDO}	Output Data Remains Valid After $\overline{DCLOCK} \downarrow$	$C_{LOAD} = 100\text{pF}$	15	30		ns
t_f	D_{OUT} Fall Time	See Test Circuits		70	100	ns
t_r	D_{OUT} Rise Time	See Test Circuits		60	100	ns
t_{CSD}	Delay Time, $\overline{CS} \downarrow$ to $\overline{DCLOCK} \downarrow$	See Operating Sequence			0	ns
t_{SUCS}	Delay Time, $\overline{CS} \downarrow$ to $\overline{DCLOCK} \uparrow$	See Operating Sequence	30			ns

PIN CONFIGURATION



SERIAL INTERFACE

The ADS1286 communicates with microprocessors and other external digital systems via a synchronous 3-wire serial interface. \overline{DCLOCK} synchronizes the data transfer with each bit being transmitted on the falling \overline{DCLOCK} edge and captured on the rising \overline{DCLOCK} edge in the receiving system. A falling \overline{CS} initiates data transfer as shown in Figure 1. After \overline{CS} falls, the second \overline{DCLOCK} pulse enables D_{OUT} . After one null bit, the A/D conversion result is output on the D_{OUT} line. Bringing \overline{CS} high resets the ADS1286 for the next data exchange.

PIN ASSIGNMENTS

PIN	NAME	DESCRIPTION
1	V_{REF}	Reference Input.
2	+In	Non Inverting Input.
3	-In	Inverting Input. Connect to ground or remote ground sense point.
4	GND	Ground.
5	$\overline{CS}/SHDN$	Chip Select when low, Shutdown Mode when high.
6	D_{OUT}	The serial output data word is comprised of 12 bits of data. In operation the data is valid on the falling edge of \overline{DCLOCK} . The second clock pulse after the falling edge of \overline{CS} enables the serial output. After one null bit the data is valid for the next 12 edges.
7	\overline{DCLOCK}	Data Clock synchronizes the serial data transfer and determines conversion speed.
8	+ V_{CC}	Power Supply.

