

# SOC Design Verilog FSM Design

Jiin Lai




## FSM Block Diagram

A sequential circuit which has

- External inputs
- Externally visible outputs
- Internal states


- Store current state
- Load previously calculated next state
- # of states <= 2^(# of FFs)</li>





## FSM Example

```
module fsmla (ds, rd, go, ws, clk, rst n);
  output ds, rd;
  input go, ws;
  input clk, rst n;
  parameter [1:0] IDLE = 2'b00,
                   READ = 2'b01,
                                      State encoding
                   DLY = 2'b10,
                   DONE = 2'b11;
  reg [1:0] state, next;
                                                        State register,
  always @(posedge clk or negedge rst n)
                                                         sequential
    if (!rst n) state <= IDLE;</pre>
                                                         always block
    else
                 state <= next;
  always @(state or go or ws) begin
    next = 2'bx;
    case (state)
                                                         Next state,
      IDLE: if (go) next = READ;
                                                        combinational
             else
                     next = IDLE;
                                                         always block
      READ:
                     next = DLY;
      DLY: if (ws) next = READ;
             else
                     next = DONE;
      DONE:
                     next = IDLE;
    endcase
                                                         Continuous
  end
                                                         assignment
                                                           outputs
  assign rd = (state==READ || state==DLY);
  assign ds = (state==DONE);
endmodule
```





## Merge output & next state logic in one always block

```
module fsm1 (ds, rd, qo, ws, clk, rst n);
  output ds, rd;
  input go, ws;
  input clk, rst n;
  req
         ds, rd;
  parameter [1:0] IDLE = 2'b00,
                   READ = 2'b01,
                   DLY = 2'b10,
                   DONE = 2'b11;
  reg [1:0] state, next;
  always @(posedge clk or negedge rst n)
                                                           State register,
    if (!rst n) state <= IDLE;</pre>
                                                            sequential
    else
                 state <= next;
                                                           always block
  always @(state or go or ws) begin
    next = 2 bx;
    ds = 1'b0;
                                                      Next state & outputs,
    rd = 1'b0
                                                     combinational always
    case (state)
                                                            block
      IDLE: if (go)
                       next = READ;
             else
                       next = IDLE;
      READ: begin
                             = 1'b1;
                       rd
                       next = DLY;
             end
      DLY:
            begin
                             = 1'b1;
               if (ws) next = READ;
               else
                       next = DONE;
             end
      DONE: begin
                             = 1'b1;
                       next = IDLE;
             end
    endcase
  end
```




endmodule

# Problem with the two implementation

1. Combinational outputs can glitch between states.

```
assign rd = (state==READ | | state==DLY);
assign ds = (state==DONE);
```

2. Combinational outputs consume part of the overall clock cycle that would have been available to the block of logic that is driven by the FSM outputs.







# Module Partition for Synthesis – Registered out

#### **Registered out**


- All output are registered
- All combinational logic is on the input-side or between registered stages
- Simplify the task of constraining a design for synthesis
- Better meet timing requirement








# Generate and Registering "next output"





# Output Encoded FSM


select a state encoding that forces the outputs to be driven by individual state-register bits



```
module fsmla ffol (ds, rd, go, ws, clk, rst n);
  output ds, rd;
  input go, ws;
                               ds rd & output
  input clk, rst n;
  // state bits = x0 ds rd
  parameter [2:0] IDLE = 3'b0/00',
                   READ = 3'b0^{-}01,
                                        State encoding
                        = 3'b1 01,
                   DONE = 3'b0\10
  reg [2:0] state, next;
                                                           State register,
  always @(posedge clk or negedge rst n)
    if (!rst n) state <= IDLE;</pre>
                                                             sequential
    else
                                                            always block
                 state <= next;
  always @(state or go or ws) begin
    next = 3'bx;
    case (state)
      IDLE: if (qo) next = READ;
                                                             Next state.
             else
                     next = IDLE:
                                                           combinational
      READ:
                     next = DLY;
                                                            always block
            if (ws) next = READ;
      DLY:
             else
                     next = DONE;
      DONE:
                     next = IDLE;
                                                           Outputs are
    endcase
                                                        assigned directly
  end
                                                         from the state-
                                                           register bits
  assign {ds,rd} = state[1:0];
endmodule
```



# **Mealy Outputs**






# Edge Detector Implementation: Mealy & Moore FSM

Input: A bit stream that is received one bit at a time.


Output: Asserts its output to be true when the input bit stream


changes from 0 to 1.

#### **Mealy FSM**



#### **Moore FSM**








#### **FSM Comparison**

#### **Moore Machine**

- output function only of current state
- maybe more states (why?)
- synchronous outputs
  - Input glitches not send at output
  - one cycle "delay"
  - full cycle of stable output



# **Mealy Machine**

- output function of both current & input
- maybe fewer states
- asynchronous outputs
  - if input glitches, so does output
  - output immediately available
  - output may not be stable long enough to be useful (below):



#### Summary: FSM Design Process

- Specify circuit function
- Draw state transition diagram
- Write down symbolic state transition table
- Write down encoded state transition table (Encode State Machine)
- Derive logic equations
- Derive circuit diagram
- Register to hold state
- Combinational logic for next state and outputs

