


Caravel SOC Introduction

Jiin Lai







Caravel Architecture

- Top Level: Clocking (DLL), userID, POR, GPIO
- HouseKeeping exchange data with management SoC via bytewide SPI
- Management Area Peripherals: timer, UART, GPIO, SPI, RISC-V
 - Configure User Project I/O pad
 - Observe and control User Project signals (on-chip logic analyzer)
 - Control the User Project power supply
- User Project Area all design
 - 38 MPRJ
 - 128 logic analyzer probes
 - Wishbone port to interface with management SoC
- Power-up, SPI automatically configures the GPIO



Caravel Github – Design Hierarchy








Caravel Floorplan







Video

Topics	Author	Video	
System Block Diagram			ſ
Reset POR	Tony	https://youtu.be/hblSphnvVYg	
Management Project			
Area	Tony		
DLL, Configuration SPI	Tony		
Housekeep SPI	Willy	https://youtu.be/Vw3TGc-YV8E	
GPIO	Willy		
SPI	Willy		
Memory-mapped IO	Willy		
Counter/Timer/UART	Hurry	https://youtu.be/-o87eNkqmPo	
Wishbone	Josh	https://youtu.be/Xvk4jCB9I7U	
IRQ	Josh	https://youtu.be/G3oT0DJfZMk	
SRM	Josh	https://youtu.be/X8sMMfrXKac	
User Project Interface	Josh		
Testbench	Josh	https://youtu.be/0nelx5DOK1g	
Firmware —	Josh		Ψ





Varilog FIR op-idle Lab 3 ap_start ap_done Labz: HLS FIR protocal O FIR dogn + Statemobine PXI Lite reset? FIR FIR @ lite, Stream interface PWQ @ Textberch status API ALIS rate Acopler Tostbench Caravel FIX Lab 4-1 Final project DMA-FIR AXI S. user-froject WP RISC RISC RISC Fir wave FSIC (Mappel) CPV FAR data HSD lab4-2 engine wait

Reference

- Caravel document
 - https://github.com/efabless/caravel/tree/main/docs
- Management SOC firmware examples (refer to class lecture) based on mpw-8c branch
 - https://github.com/efabless/caravel/tree/b5010be8a7b89dd52e6da2c6f75f1ab05de 43963/verilog/dv/caravel/mgmt soc

Jahy Toolchain What XSII

RICH GU. Counter-la

Rich and-la

