SOC Design Lab #5 - Caravel FPGA

Group no: 5

Members:

M11207415 陳謝鎧


M11207002 陳泊佑

M11107426 廖千慧


M11207328 吳奕帆

Block diagram:


The hole architecture:




The part of Read_ROMcode:




> The part of Caravel:



➤ The part of Spiflash IP and SPI interface:






Practical operation:

> Run Vitis:

執行 source run_vitis.sh,所有的 HLS 專案將會自動 構建並導出 IP。



> Run Vivado:

執行 source run_vivado.sh,生成 clock 50MHzm 用來當作 bitstream of user project counter。

若是執行 source run_vivado_gcd.sh,則會生成 clock 10MHzm 用來當作 bitstream of user project counter。

Online FPGA:

租借線上 FPGA 版並用 jupyter notebook 執行。

FPGA utilization:

> Run_vivado_utilization:


29 1. Slice Logic					
30					
31					
32 +	+	+	+	+	++
33 Site Type	Used	Fixed	Prohibited	Available	Util%
34 +	+	+	+	+	++
35 Slice LUTs	5327	0	0	53200	10.01
36 LUT as Logic	5149	0	0	53200	9.68
37 LUT as Memory	178	0	0	17400	1.02
38 LUT as Distributed RAM	18	0			I I
39 LUT as Shift Register	160	0			I I
40 Slice Registers	6051	0	0	106400	5.69
41 Register as Flip Flop	6051	0	0	106400	5.69
42 Register as Latch	0	0	0	106400	0.00
43 F7 Muxes	169	0	0	26600	0.64
44 F8 Muxes	47	0	0	13300	0.35
45 +	+	+	+	+	++
46					

Run_vivado_gcd_utilization:

29 1. Slice Logic 30 31 32 +			+		
	Used	•	Prohibited	•	
35 Slice LUTs	I 6457	I 0	l 0	53200	12.14
36 LUT as Logic	6279	I 0	I 0	S3200	: :
37 LUT as Memory	1 178	!	I 0	17400	
38 LUT as Distributed RAM	18	0			
39 LUT as Shift Register	160	0	i		i i
40 Slice Registers	6082	j 0	I 0	106400	5.72
41 Register as Flip Flop	6082	j 0	0	106400	5.72
42 Register as Latch	0	0	0	106400	0.00
43 F7 Muxes	168	0	0	26600	0.63
44 F8 Muxes	47	0	0	13300	0.35
45 +	+	+	+	+	++

Explain the function of IP in this design:

HLS read_romcode:



透過 read_romcode 可以傳遞資料,將 program(.hex)從 PS 的 DDR 載入到 BRAM。步驟如下:

Step1.增加另一個 AXI-Master 路徑以寫入 PS Memory Step2.載入 program.hex 從 Caravel 中移至 PS memory buffer

Step3.Develop host code 將 program.hex 載入到 BRAM,並從 BRAM 讀取。

Step4.比較 input buffer 和 out buffer 的內容是否相同。

Read_ROMcode – control flow


IP write ROM code to DRAM:



IP write ROM code to DRAM:




> HLS ResetControl:



透過 ResetControl ip 設定 reset 信號控制,1或0分別控制 Caravel 的 reset pin 是 assert 還是 de-assert,提供 AXI LITE 用以 PS CPU 的輸出控制。使用 HLS 實現並導


出 IP 以供 Vivado 使用。

> HLS caravel_ps:




透過 MPRJ_IO 經由 caravel_ps 這個 ip 在執行完後溝通。 提供 AXI Lite 接口供 PS CPU 讀取 MPRJ_IO/OUT/EN bit,用 HLS 實現並導出 IP 以供 Vivado 使用。

Verilog Spiflash:



將資料從 BRAM 傳回 Caravel。

SPI 的 interface



Screenshot of Execution result on all workload:

Execute "counter_wb.hex"

```
In [4]: # Create np with 8K/4 (4 bytes per index) size and be initiled to 0
    rom_size_final = 0

# Allocate dram buffer will assign physical address to ip ipReadROMCODE
    npROM = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)


# Initial it by 0
    for index in range (ROM_SIZE >> 2):
        npROM[index] = 0


npROM_index = 0
    npROM_offset = 0
    fiROM = open("counter_wb.hex", "r+")
    #fiROM = open("counter_la.hex", "r+")
#fiROM = open("gcd_la.hex", "r+")
```

由執行結果得知,在 0x1C 的位置上值為 0xab61。

```
In [8]: # Check MPRJ_IO input/out/en
         # 0x10 : Data signal of ps mprj in
                 bit 31~0 - ps_mprj_in[31:0] (Read/Write)
         # 0x14 : Data signal of ps_mprj_in
                  bit 5~0 - ps_mprj_in[37:32] (Read/Write)
                  others - reserved
         # 0x1c : Data signal of ps_mprj_out
                  bit 31~0 - ps_mprj_out[31:0] (Read)
         # 0x20 : Data signal of ps_mprj_out
                  bit 5~0 - ps_mprj_out[37:32] (Read)
                  others - reserved
         # 0x34 : Data signal of ps_mprj_en
                 bit 31~0 - ps_mprj_en[31:0] (Read)
         # 0x38 : Data signal of ps_mprj_en
                bit 5~0 - ps_mprj_en[37:32] (Read)
                  others - reserved
         print ("0x10 = ", hex(ipPS.read(0x10)))
        print ("0x14 = ", hex(ipPS.read(0x14)))
         print ("0x1c = ", hex(ipPS.read(0x1c)))
        print ("0x20 = ", hex(ipPS.read(0x20)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
         print ("0x20 = "
         0x10 = 0x0
         0x14 = 0x0
         0x1c = 0xab610008
         0x20 = 0x2
         0x34 = 0xfff7
         0x38 = 0x37
```

■ All on jupyter notebook





Execute "counter_la.hex"

```
In [4]: # Create np with 8K/4 (4 bytes per index) size and be initiled to 0
    rom_size_final = 0

# Allocate dram buffer will assign physical address to ip ipReadROMCODE
    npROM = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)


# Initial it by 0
    for index in range (ROM_SIZE >> 2):
        npROM[index] = 0


npROM_index = 0
    npROM_offset = 0
#fiROM = open("counter_wb.hex", "r+")
fiROM = open("counter_la.hex", "r+")
#fiROM = open("gcd_la.hex", "r+")
```

由執行結果得知,在 0x1C 的位置上值為 0xab51。

```
In [8]: # Check MPRJ_IO input/out/en
         # 0x10 : Data signal of ps_mprj_in
                   bit 31~0 - ps_mprj_in[31:0] (Read/Write)
         # 0x14 : Data signal of ps_mprj_in
                   bit 5~0 - ps_mprj_in[37:32] (Read/Write)
                   others - reserved
         # 0x1c : Data signal of ps_mprj_out
                  bit 31~0 - ps mprj out[31:0] (Read)
         # 0x20 : Data signal of ps_mprj_out
                  bit 5~0 - ps_mprj_out[37:32] (Read)
                   others - reserved
         # 0x34 : Data signal of ps_mprj_en
                   bit 31~0 - ps_mprj_en[31:0] (Read)
         # 0x38 : Data signal of ps_mprj_en
                   bit 5~0 - ps_mprj_en[37:32] (Read)
                   others - reserved
         print ("0x10 = ", hex(ipPS.read(0x10)))
         print ( "0x14 = ", hex(ipPS.read(0x14)))
print ( "0x1c = ", hex(ipPS.read(0x1c)))
print ( "0x20 = ", hex(ipPS.read(0x20)))
         print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
         0x10 = 0x0
         0x14 = 0x0
         0x1c = 0xab51f976
         0x20 = 0x0
         0x34 = 0x0
         0x38 = 0x3f
```

■ All on jupyter notebook





Execute "gcd_la.hex"

```
In [4]: # Create np with 8K/4 (4 bytes per index) size and be initiled to 0
    rom_size_final = 0

# Allocate dram buffer will assign physical address to ip ipReadROMCODE
    npROM = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)


# Initial it by 0
    for index in range (ROM_SIZE >> 2):
        npROM[index] = 0


    npROM_index = 0
    npROM_offset = 0
    #fiROM = open("counter_wb.hex", "r+")
    #fiROM = open("counter_la.hex", "r+")
    fiROM = open("gcd_la.hex", "r+")
```

由執行結果得知,在 0x1C 的位置上值為 0xab51。

```
In [8]: # Check MPRJ_IO input/out/en
         # 0x10 : Data signal of ps_mprj_in
                  bit 31~0 - ps_mprj_in[31:0] (Read/Write)
         # 0x14 : Data signal of ps_mprj_in
                  bit 5~0 - ps_mprj_in[37:32] (Read/Write)
                  others - reserved
         # 0x1c : Data signal of ps_mprj_out
                  bit 31~0 - ps_mprj_out[31:0] (Read)
         # 0x20 : Data signal of ps_mprj_out
                  bit 5~0 - ps_mprj_out[37:32] (Read)
                  others - reserved
         # 0x34 : Data signal of ps_mprj_en
                  bit 31~0 - ps_mprj_en[31:0] (Read)
         # 0x38 : Data signal of ps_mprj_en
                  bit 5~0 - ps_mprj_en[37:32] (Read)
                  others - reserved
         print ("0x10 = ", hex(ipPS.read(0x10)))
         print ("0x14 = ", hex(ipPS.read(0x14)))
        print ("0x1c = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x20)))
        print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
         0x10 = 0x0
         0x14 = 0x0
         0x1c = 0xab510041
         0x20 = 0x0
         0x34 = 0x0
         0x38 = 0x3f
```

■ All on jupyter notebook





Study caravel_fpga.ipynb, and be familiar with caravel SoC control flow:

此次 Lab5 是由租借 FPGA 板執行 pythin code 來進行驗證,透過 ip 來完成資料的傳遞。

透過 read_romcode ip 來將 program.hex 傳遞。將 資料從 DDR 內傳遞至硬體 BRAM 內。

透過 RsetControl ip 來溝通 PS 與 Caravel 內的 MPRJ_IO。用此 ip 設定 reset 信號控制,1 或 0 分別控制 Caravel 的 reset pin 是 assert 還是 de-assert。

透過 MPRJ_IO 經由 caravel_ps 這個 ip 在執行完後 溝通。提供 AXI Lite 接口供 PS CPU 讀取 MPRJ_IO/OUT/EN bit,用 HLS 實現並導出 IP 以供 Vivado 使用。