## ARMv8 A64 Quick Reference

The full version: https://github.com/flynd/asmsheets

Arithmetic Ins	structions		
ADC{S}	rd, rn, rm	rd = rn + rm + C	
ADD{S}	rd, rn, op2	rd = rn + op2	S
ADR	$Xd,\pmrel_{21}$	$Xd = PC + rel^{\pm}$	
ADRP	$Xd,\ \pmrel_{33}$	$Xd = PC_{63:12}:0_{12} + rel_{33:12}^{\pm}:0_{12}$	
CMN	rd, op2	rd + op2	s
CMP	rd, op2	rd — op2	S
MADD	rd, rn, rm, ra	$rd = ra + rn \times rm$	
MNEG	rd, rn, rm	$rd = - rn \times rm$	
MSUB	rd, rn, rm, ra	$rd = ra - rn \times rm$	
MUL	rd, rn, rm	$rd = rn \times rm$	
$NEG\{S\}$	rd, op2	rd = -op2	
$NGC\{S\}$	rd, rm	$rd = -rm - \sim C$	
SBC{S}	rd, rn, rm	$rd = rn - rm - \sim C$	
SDIV	rd, rn, rm	$rd = rn \; \overline{\div} \; rm$	
SMADDL	Xd, Wn, Wm, Xa	$Xd = Xa + Wn \bar{\times} Wm$	
SMNEGL	Xd, Wn, Wm	$Xd = -Wn \bar{\times} Wm$	
SMSUBL	Xd, Wn, Wm, Xa	$Xd = Xa - Wn \bar{\times} Wm$	
SMULH	Xd, Xn, Xm	$Xd = (Xn \times Xm)_{127:64}$	
SMULL	Xd, Wn, Wm	$Xd = Wn \times Wm$	
SUB{S}	rd, rn, op2	rd = rn - op2	S
UDIV	rd, rn, rm	$rd = rn \div rm$	
UMADDL	Xd, Wn, Wm, Xa	$Xd = Xa + Wn \times Wm$	
UMNEGL	Xd, Wn, Wm	$Xd = -Wn \times Wm$	
UMSUBL	Xd, Wn, Wm, Xa	$Xd = Xa - Wn \times Wm$	
UMULH	Xd, Xn, Xm	$Xd = (Xn \times Xm)_{127:64}$	
UMULL	Xd, Wn, Wm	$Xd = Wn \times Wm$	

Bit Manipulati	Bit Manipulation Instructions		
BFI	rd, rn, #p, #n	$rd_{p+n-1:p}=rn_{n-1:0}$	
BFXIL	rd, rn, #p, #n	$rd_{n-1:0} = rn_{p+n-1:p}$	
CLS	rd, rn	rd = CountLeadingOnes(rn)	
CLZ	rd, rn	rd = CountLeadingZeros(rn)	
EXTR	rd, rn, rm, #p	$rd = rn_{p-1:0} : rm_{N0}$	
RBIT	rd, rn	rd = ReverseBits(rn)	
REV	rd, rn	rd = BSwap(rn)	
REV16	rd, rn	$for(n=01 3) rd_{Hn}=BSwap(rn_{Hn})$	
REV32	Xd, Xn	$Xd=BSwap(Xn_{63:32}):BSwap(Xn_{31:0})$	
{S,U}BFIZ	rd, rn, #p, #n	$rd = rn^?_{n-1:0} \ll p$	
${S,U}BFX$	rd, rn, #p, #n	$rd = rn^?_{p+n-1:p}$	
${S,U}XT{B,H}$	} rd, Wn	$rd = Wn_{N0}^{?}$	
SXTW	Xd, Wn	$Xd = Wn^{\pm}$	

Logical and Mo	ove Instructions		
AND{S}	rd, rn, op2	rd = rn & op2	
ASR	rd, rn, rm	$rd = rn \ \bar{\gg} \ rm$	
ASR	rd, rn, $\#i_6$	$rd = rn \gg i$	
BIC{S}	rd, rn, op2	$rd = rn \& \sim op2$	
EON	rd, rn, op2	$rd = rn \oplus \sim op2$	
EOR	rd, rn, op2	$rd = rn \oplus op2$	
LSL	rd, rn, rm	$rd = rn \ll rm$	
LSL	rd, rn, #i <sub>6</sub>	$rd = rn \ll i$	
LSR	rd, rn, rm	$rd = rn \gg rm$	
LSR	rd, rn, $\#i_6$	$rd = rn \gg i$	
MOV	rd, rn	rd = rn	S
MOV	rd, #i	rd = i	
MOVK	$rd,\#i_{16}\{,\;sh\}$	$rd_{sh+15:sh} = i$	
MOVN	$rd,\#i_{16}\{,sh\}$	$rd = \sim (i^\emptyset \ll sh)$	
MOVZ	$rd,\#i_{16}\{,\;sh\}$	$rd = i^\emptyset \ll sh$	
MVN	rd, op2	$rd = \sim op2$	
ORN	rd, rn, op2	$rd = rn \mid \sim op2$	
ORR	rd, rn, op2	$rd = rn \mid op2$	
ROR	rd, rn, $\#i_6$	rd = rn ⋙ i	
ROR	rd, rn, rm	rd = rn ⋙ rm	
TST	rn, op2	rn & op2	

Branch Instructions		
В	rel <sub>28</sub>	$PC = PC + rel^{\pm}_{27:2} : 0_2$
Всс	$rel_{21}$	$if(cc)\;PC=PC+rel^{\pm}_{20:2}:0_2$
BL	rel <sub>28</sub>	$X30 = PC + 4$ ; $PC += rel_{27:2}^{\pm}:0_2$
BLR	Xn	X30 = PC + 4; $PC = Xn$
BR	Xn	PC = Xn
CBNZ	rn, rel <sub>21</sub>	$if(rn \neq 0) \; PC \; + = \; rel^{\emptyset}_{21:2} : 0_2$
CBZ	rn, rel <sub>21</sub>	$if(rn=0)\;PC\;+=\;rel^\emptyset_{21:2}:0_2$
RET	$\{Xn\}$	PC = Xn
TBNZ	rn, $\#$ i, rel $_{16}$	$if(rn_{i} \neq 0) \; PC \; + = rel_{15:2}^{\pm} : 0_{2}$
TBZ	rn, $\#$ i, rel $_{16}$	$if(rn_{i} = 0) \; PC \; + = rel_{15:2}^{\pm} : 0_{2}$

Conditional I	Conditional Instructions		
CCMN	rn, #i <sub>5</sub> , #f <sub>4</sub> , cc	if(cc) rn + i; else N:Z:C:V = f	
CCMN	rn, rm, $\#f_4$ , cc	if(cc) rn + rm; else N:Z:C:V = f	
CCMP	rn, $\#i_5$ , $\#f_4$ , cc	if(cc) rn - i; else N:Z:C:V = f	
CCMP	rn, rm, $\#f_4$ , cc	if(cc) rn - rm; else N:Z:C:V = f	
CINC	rd, rn, cc	if(cc) rd = rn + 1; else $rd = rn$	
CINV	rd, rn, cc	$if(cc) rd = \sim rn; else rd = rn$	
CNEG	rd, rn, cc	if(cc) rd = -rn; else rd = rn	
CSEL	rd, rn, rm, cc	if(cc) rd = rn; else rd = rm	
CSET	rd, cc	if(cc) rd = 1; else rd = 0	
CSETM	rd, cc	if(cc) rd = $\sim$ 0; else rd = 0	
CSINC	rd, rn, rm, cc	if(cc) rd = rn; else rd = rm + 1	
CSINV	rd, rn, rm, cc	$if(cc) rd = rn; else rd = \sim rm$	
CSNEG	rd, rn, rm, cc	if(cc) rd = rn; else rd = -rm	

Load and Store Instructions		
LDP	rt, rt2, [addr]	$rt2:rt = \left[addr\right]_{2N}$
LDPSW	Xt, Xt2, [addr]	$Xt = [addr]_{32}^{\pm};  Xt2 = [addr + 4]_{32}^{\pm}$
LD{U}R	rt, [addr]	$rt = [addr]_N$
LD{U}R{B,H}	Wt, [addr]	$Wt = [addr]^\emptyset_N$
LD{U}RS{B,H	} rt, [addr]	$rt = [addr]^{\pm}_{N}$
LD{U}RSW	Xt, [addr]	$Xt = [addr]_{32}^\pm$
PRFM	prfop, addr	Prefetch(addr, prfop)
STP	rt, rt2, [addr]	$[addr]_{2N} = rt2:rt$
ST{U}R	rt, [addr]	$[addr]_N = rt$
$ST{U}R{B,H}$	Wt, [addr]	$[addr]_N = Wt_N0$

Registers	
X0-X7	Arguments and return values
X8	Indirect result
X9-X15	Temporary
X16-X17	Intra-procedure-call temporary
X18	Platform defined use
X19-X28	Temporary (must be preserved)
X29	Frame pointer (must be preserved)
X30	Return address
SP	Stack pointer
XZR	Zero
PC	Program counter

Special Purpose Registers		
SPSR_EL{13}	Process state on exception entry to $EL\{13\}$	64
ELR_EL{13}	Exception return address from $EL\{13\}$	
SP_EL{02}	Stack pointer for EL{02}	64
SPSel	SP selection (0: SP=SP_EL0, 1: SP=SP_ELn)	
CurrentEL	Current Exception level (at bits 32)	RO
DAIF	Current interrupt mask bits (at bits 96)	
NZCV	Condition flags (at bits 3128)	
FPCR	Floating-point operation control	
FPSR	Floating-point status	

Condition	Condition Codes (cc)		
EQ	Equal	Z	
NE	Not equal	!Z	
CS/HS	Carry set, Unsigned higher or same	C	
CC/LO	Carry clear, Unsigned lower	!C	
MI	Minus, Negative	N	
PL	Plus, Positive or zero	!N	
VS	Overflow	V	
VC	No overflow	!V	
HI	Unsigned higher	C & !Z	
LS	Unsigned lower or same	!C   Z	
GE	Signed greater than or equal	N = V	
LT	Signed less than	$N \neq V$	
GT	Signed greater than	!Z & N = V	
LE	Signed less than or equal	$Z\mid N\neq V$	
AL	Always (default)	1	

System	Instructions		
AT	S1{2}E{03}{R,W}, Xn	$PAR\_EL1 = AddrTrans(Xn)$	
BRK	$\#i_{16}$	SoftwareBreakpoint(i)	
CLREX	$\{\#i_4\}$	ClearExclusiveLocal()	
DMB	barrierop	DataMemoryBarrier(barrierop)	
DSB	barrierop	DataSyncBarrier(barrierop)	
ERET		PC=ELR_ELn;PSTATE=SPSR_ELn	
HVC	# <sub>16</sub>	CallHypervisor(i)	
ISB	{SY}	InstructionSyncBarrier(SY)	
MRS	Xd, sysreg	Xd = sysreg	
MSR	sysreg, Xn	sysreg = Xn	
MSR	SPSel, #i <sub>1</sub>	PSTATE.SP = i	
MSR	DAIFSet, #i <sub>4</sub>	PSTATE.DAIF  = i	
MSR	DAIFCIr, #i <sub>4</sub>	PSTATE.DAIF &= $\sim$ i	
NOP			
SEV		SendEvent()	
SEVL		EventRegisterSet()	
SMC	#i <sub>16</sub>	CallSecureMonitor(i)	
SVC	#i <sub>16</sub>	CallSupervisor(i)	
WFE		WaitForEvent()	
WFI		WaitForInterrupt()	
YIELD			

Cache	Cache and TLB Maintenance Instructions		
DC	$\{C,CI,I\}SW, Xx$	DC clean and/or inv by Set/Way	
DC	$\{C,CI,I\}VAC,\ Xx$	DC clean and/or inv by VA to PoC	
DC	CVAU, Xx	DC clean by VA to PoU	
DC	ZVA, Xx	DC zero by VA (len in DCZID_EL0)	
IC	IALLU{IS}	IC inv all to PoU	
IC	IVAU, Xx	IC inv VA to PoU	
TLBI	$ALLE\{13\}\{IS\}$	TLB inv all	
TLBI	ASIDE1{IS}, Xx	TLB inv by ASID	
TLBI	$IPAS2\{L\}E1\{IS\},\ Xx$	TLB inv by IPA {last level}	
TLBI	$VAA\{L\}E1\{IS\}, Xx$	TLB inv by VA, all ASID {last level}	
TLBI	$VA\{L\}E\{13\}\{IS\},~Xx$	TLB inv by VA {last level}	
TLBI	$VMALL\{S12\}E1\{IS\}$	TLB inv by VMID, all, at stage $1\{\&2\}$	

DMB and DSB Options		
OSH{,LD,ST}	Outer shareable, {all,load,store}	
NSH{,LD,ST}	Non-shareable, {all,load,store}	
$ISH{,LD,ST}$	Inner shareable, {all,load,store}	
LD	Full system, load	
ST	Full system, store	
SY	Full system, all	

## ARMv8-A System

Control and Translation Registers				
SCTLR_EL{13}	System Control			
ACTLR_EL{13}	Auxiliary Control	64		
CPACR_EL1	Architectural Feature Access Control			
HCR_EL2	Hypervisor Configuration	64		
CPTR_EL{2,3}	Architectural Feature Trap			
HSTR_EL2	Hypervisor System Trap			
HACR_EL2	Hypervisor Auxiliary Control			
SCR_EL3	Secure Configuration			
TTBR0_EL{13}	Translation Table Base 0 ( $4/16/64$ kb aligned)	64		
TTBR1_EL1	Translation Table Base 1 ( $4/16/64$ kb aligned)	64		
TCR_EL{13}	Translation Control	64		
VTTBR_EL2	Virt Translation Table Base ( $4/16/64$ kb aligned)	64		
VTCR_EL2	Virt Translation Control			
{A}MAIR_EL{13}	{Auxiliary} Memory Attribute Indirection	64		
$LOR{S,E}A_EL1$	LORegion {Start,End} Address	64,1		
$LOR\{C,N,ID\}_EL1$	$LORegion~\{Control,Number,ID\}$	64,1		

Exception Registers		
AFSR{0,1}_EL{13}	Auxiliary Fault Status {0,1}	
ESR_EL{13}	Exception Syndrome	
FAR_EL{13}	Fault Address	64
HPFAR_EL2	Hypervisor IPA Fault Address	64
PAR_EL1	Physical Address	64
VBAR_EL{13}	Vector Base Address (2kb aligned)	64
RVBAR_EL{13}	Reset Vector Base Address	RO,64
$RMR\_EL\{13\}$	Reset Management	
ISR_EL1	Interrupt Status	RO

Performance Monitors Registers			
PMCR_EL0	PM Control		
PMCNTEN{SET,CLR}_EL0	PM Count Enable {Set,Clear}		
PMOVSCLR_EL0	PM Overflow Flag Status Clear		
PMSWINC_EL0	PM Software Increment	WO	
PMSELR_EL0	PM Event Counter Selection		
PMCEID{0,1}_EL0	PM Common Event ID {0,1}	RO	
PMCCNTR_EL0	PM Cycle Count Register	64	
PMXEVTYPER_EL0	PM Selected Event Type		
PMXEVCNTR_EL0	PM Selected Event Count		
PMUSERENR_EL0	PM User Enable		
PMOVSSET_EL0	PM Overflow Flag Status Set		
PMINTEN{SET,CLR}_EL1	PM Interrupt Enable {Set,Clear}		
PMEVCNTR{030}_EL0	PM Event Count {030}		
PMEVTYPER{030}_EL0	PM Event Type {030}		
PMCCFILTR_EL0	PM Cycle Count Filter		

ID Registers		
MIDR_EL1	Main ID	RO
MPIDR_EL1	Multiprocessor Affinity	RO,64
REVIDR_EL1	Revision ID	RO
CCSIDR_EL1	Current Cache Size ID	RO
CLIDR_EL1	Cache Level ID	RO
AIDR_EL1	Auxiliary ID	RO
CSSELR_EL1	Cache Size Selection	
CTR_EL0	Cache Type	RO
DCZID_EL0	Data Cache Zero ID	RO
VPIDR_EL2	Virtualization Processor ID	
VMPIDR_EL2	Virtualization Multiprocessor ID	64
ID_AA64PFR{0,1}_EL1	AArch64 Processor Feature $\{0,1\}$	RO,64
ID_AA64DFR{0,1}_EL1	AArch64 Debug Feature $\{0,1\}$	RO,64
ID_AA64AFR{0,1}_EL1	AArch64 Auxiliary Feature {0,1}	RO,64
ID_AA64ISAR{0,1}_EL1	AArch64 Instruction Set Attribute $\{0,1\}$	RO,64
ID_AA64MMFR{0,1}_EL1	AArch64 Memory Model Feature $\{0,1\}$	RO,64
CONTEXTIDR_EL1	Context ID	
TPIDR_EL{03}	Software Thread ID	64
TPIDRRO_EL0	EL0 Read-only Software Thread ID	64

veent	+ian	Vectors
xcen	LIUII	vectors

0x000,0x080,0x100,0x180 {Sync,IRQ,FIQ,SError} from cur IvI with SP\_EL0 0x200,0x280,0x300,0x380 {Sync,IRQ,FIQ,SError} from cur IvI with SP\_ELn 0x400,0x480,0x500,0x580 {Sync,IRQ,FIQ,SError} from lower IvI using A64 0x600,0x680,0x700,0x780 {Sync,IRQ,FIQ,SError} from lower IvI using A32

System	Control Reg	gister (SCTLR)	
М	0×0000001	MMU enabled	
Α	0×00000002	Alignment check enabled	
C	0×00000004	Data and unified caches enabled	
SA	0×00000008	Enable SP alignment check	
SA0	0×0000010	Enable SP alignment check for EL0	E1
UMA	0×00000200	Trap EL0 access of DAIF to EL1	E1
I	0×00001000	Instruction cache enabled	
DZE	0×00004000	Trap EL0 DC instruction to EL1	E1
UCT	0×00008000	Trap EL0 access of CTR_EL0 to EL1	E1
nTWI	0×00010000	Trap EL0 WFI instruction to EL1	E1
nTWE	0×00040000	Trap EL0 WFE instruction to EL1	E1
WXN	0×00080000	Write permission implies XN	
SPAN	0×00800000	Set privileged access never	E1,1
E0E	0×01000000	Data at EL0 is big-endian	E1
EE	0×02000000	Data at EL1 is big-endian	
UCI	0×04000000	Trap EL0 cache instructions to EL1	E1

Generic Timer Registers		
CNTFRQ_EL0	Ct Frequency (in Hz)	
CNT{P,V}CT_EL0	$Ct\ \{Physical, Virtual\}\ Count$	RO,64
CNTVOFF_EL2	Ct Virtual Offset	64
CNTHCTL_EL2	Ct Hypervisor Control	
CNTKCTL_EL1	Ct Kernel Control	
$CNT\{P,V\}_{-}\{TVAL,CTL,CVAL\}_{-}EL0$	$Ct\ \{Physical, Virtual\}\ Timer$	
${\sf CNTHP\_\{TVAL,CTL,CVAL\}\_EL2}$	Ct Hypervisor Physical Timer	
CNTPS_{TVAL,CTL,CVAL}_EL1	Ct Physical Secure Timer	
CNTHV_{TVAL,CTL,CVAL}_EL2	Ct Virtual Timer	1

Exception	Classes
0×00	Unknown reason
0×01	Trapped WFI or WFE instruction execution
0×07	Trapped access to SIMD/FP
0×08	Trapped VMRS access
0×0e	Illegal Execution state
0×11,0×15	SVC instruction execution in AArch{32,64} state
0×12,0×16	HVC instruction execution in AArch{32,64} state
0×13,0×17	SMC instruction execution in AArch{32,64} state
0×18	Trapped MSR, MRS, or System instruction execution
0×1f	Implementation defined exception to EL3
0×20,0×21	Instruction Abort from {lower,current} level
0×22,0×26	{PC,SP} alignment fault
0×24,0×25	Data Abort from {lower,current} level
0×28,0×2c	Trapped float-point exception from AArch{32,64} state
0×2f	SError interrupt
0×30,0×31	Breakpoint exception from {lower,current} level
0×32,0×33	Software Step exception from {lower,current} level
0×34,0×35	Watchpoint exception from {lower,current} level
0×38,0×3c	$\{BKPT, BRK\} \text{ instruction excecution from } AArch \{32,\!64\} \text{ state}$

Secure	Secure Configuration Register (SCR)			
NS	0×0001	System state is non-secure unless in EL3	1	
IRQ	0×0002	IRQs taken to EL3		
FIQ	0×0004	FIQs taken to EL3		
EA	8000×0	External aborts and SError taken to EL3		
SMD	0×0080	Secure monitor call disable		
HCE	0×0100	Hyp Call enable		
SIF	0×0200	Secure instruction fetch		
RW	0×0400	Lower level is AArch64		
ST	0×0800	Trap secure EL1 to CNTPS registers to EL3		
TWI	0×1000	Trap EL{02} WFI instruction to EL3		
TWE	0×2000	Trap EL{02} WFE instruction to EL3		
TLOR	0×4000	Trap LOR registers	1	