

# Chapter 3

- A Top-Level View of Computer
- Function and Interconnection



# Objectives



- At top level, what are main components of a computer?
- How are they connected?
- After studying this chapter, you should be able to:
  - Understand the basic elements of an instruction cycle and the role of interrupts.
  - Describe the concept of interconnection within a computer system.
  - Understand the difference between synchronous and asynchronous bus timing.
  - Explain the need for multiple buses arranged in a hierarchy.
  - Assess the relative advantages of point-to-point interconnection compared to bus interconnection.



# Contents



- 3.1- Computer Components
- 3.2- Computer Function
- 3.3- Interconnection Structures
- 3.4- Bus Interconnection



## 3.1- Computer Components




- Contemporary (nowaday) computer designs are based on concepts developed by John von Neumann at the Institute for Advanced Studies, Princeton
- Referred to as the *von Neumann architecture* and is based on three key concepts:
  - Data and instructions are stored in a single read-write memory
  - The contents of this memory are addressable by location, without regard to the type of data contained there
  - Execution occurs in a sequential fashion (unless explicitly modified) from one instruction to the next
- *Hardwired program*
  - The result of the process of connecting the various components in the desired configuration






# Hardware and Software Approaches



(a) Programming in hardware



(b) Programming in software

**Figure 3.1 Hardware and Software Approaches**

## Software

- A sequence of codes or instructions
- Part of the hardware interprets each instruction and generates control signals
- Provide a new sequence of codes for each new program instead of rewiring the hardware


## Major components:

- CPU
  - Instruction interpreter
  - Module of general-purpose arithmetic and logic functions
- I/O Components
  - Input module
    - Contains basic components for accepting data and instructions and converting them into an internal form of signals usable by the system
  - Output module
    - Means of reporting results

Software

I/O  
Components






**MEMORY**

**MAR**

**MBR**

+



## Computer Components: Top Level View

Figure 3.2 Computer Components: Top-Level View





## 3.2- Computer Function

### Basic Instruction Cycle




Figure 3.3 Basic Instruction Cycle




# Fetch Cycle

- At the beginning of each instruction cycle the processor fetches an instruction from memory
- The program counter (PC) holds the address of the instruction to be fetched next
- The processor increments the PC after each instruction fetch so that it will fetch the next instruction in sequence
- The fetched instruction is loaded into the instruction register (IR)
- The processor interprets the instruction and performs the required action



# Action Categories of actions





# Instruction structure:



(a) Instruction format



(b) Integer format

Program counter (PC) = Address of instruction  
Instruction register (IR) = Instruction being executed  
Accumulator (AC) = Temporary storage

(c) Internal CPU registers

0001 = Load AC from memory  
0010 = Store AC to memory  
0101 = Add to AC from memory

Opcode 4 bits  $\rightarrow$  16 actions

(d) Partial list of opcodes

**Figure 3.4** Characteristics of a Hypothetical Machine      Máy giả định



+

# Example of Program Execution

1940(h)

1(h): 0001

→ Load AC from memory 940(h)

5941(h)

5(h) 0101

→ Add to AC from memory 941(h)

2941(h)

2(h): 0010 → Store AC to memory 941

→ Add 2 memory cell at addresses 940, 941. The result is stored at 941




Figure 3.5 Example of Program Execution  
(contents of memory and registers in hexadecimal)

# Instruction Cycle State Diagram





Figure 3.6 Instruction Cycle State Diagram



# Classes of Interrupts

Virtually all computers provide a mechanism by which other modules (I/O, memory) may **interrupt** the normal processing of the processor. An interrupt can be caused by:



|                         |  |
|-------------------------|--|
| <b>Program</b>          | Generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, or reference outside a user's allowed memory space. |
| <b>Timer</b>            | Generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis.   |
| <b>I/O</b>              | Generated by an I/O controller, to signal normal completion of an operation, request service from the processor, or to signal a variety of error conditions.   |
| <b>Hardware failure</b> | Generated by a failure such as power failure or memory parity error.   |



# Program Flow Control





Figure 3.7 Program Flow of Control Without and With Interrupts






# Transfer of Control via Interrupts



**Figure 3.8 Transfer of Control via Interrupts**




# Instruction Cycle With Interrupts




**Figure 3.9 Instruction Cycle with Interrupts**

OS decides whether CPU accepts interrupt or not




+



# Program Timing: Short I/O Wait

Figure 3.10 Program Timing: Short I/O Wait

+



Program  
Timing:  
Long I/O  
Wait

Figure 3.11 Program Timing: Long I/O Wait



# Instruction Cycle State Diagram With Interrupts






Figure 3.12 Instruction Cycle State Diagram, With Interrupts



(a) Sequential interrupt processing



(b) Nested interrupt processing

Figure 3.13 Transfer of Control with Multiple Interrupts

Transfer of  
Control

Multiple  
Interrupts

+

+

# Time Sequence of Multiple Interrupts

E m e  
x p  
a l




Figure 3.14 Example Time Sequence of Multiple Interrupts



# I/O Function

- I/O module can exchange data directly with the processor
- Processor can read data from or write data to an I/O module
  - Processor identifies a specific device that is controlled by a particular I/O module
  - I/O instructions rather than memory referencing instructions
- In some cases it is desirable to allow I/O exchanges to occur directly with memory
  - The processor grants to an I/O module the authority to read from or write to memory so that the I/O memory transfer can occur without tying up the processor
  - The I/O module issues read or write commands to memory relieving (làm giảm nhẹ) the processor of responsibility for the exchange
  - This operation is known as direct memory access (DMA)











Figure 3.15 Computer Modules

### 3.3- Interconne\_ction Structures

The interconnection structure must support the following types of transfers:



## 3.4 - Bus Inter- conne ction

A communication pathway connecting two or more devices

- Key characteristic is that it is a shared transmission medium

Signals transmitted by any one device are available for reception by all other devices attached to the bus

- If two devices transmit during the same time period their signals will overlap and become garbled



Typically consists of multiple communication lines

- Each line is capable of transmitting signals representing binary 1 and binary 0

Computer systems contain a number of different buses that provide pathways between components at various levels of the computer system hierarchy




*System bus*

- A bus that connects major computer components (processor, memory, I/O)

The most common computer interconnection structures are based on the use of one or more system buses

# Data Bus


- Data lines that provide a path for moving data among system modules
- May consist of 32, 64, 128, or more separate lines
- The number of lines is referred to as the *width* of the data bus
- The number of lines determines how many bits can be transferred at a time
- The width of the data bus is a key factor in determining overall system performance








# Address Bus



- Used to designate the source or destination of the data on the data bus
- If the processor wishes to read a word of data from memory it puts the address of the desired word on the address lines
- Width determines the maximum possible memory capacity of the system
- Also used to address I/O ports
  - The higher order bits are used to select a particular module on the bus and the lower order bits select a memory location or I/O port within the module

# Control Bus



- Used to control the access and the use of the data and address lines
- Because the data and address lines are shared by all components there must be a means of controlling their use
- Control signals transmit both command and timing information among system modules
- Timing signals indicate the validity of data and address information
- Command signals specify operations to be performed

# Bus Interconnection Scheme






Figure 3.16 Bus Interconnection Scheme

# Fig. 3.17- Example Bus Configuration



# Fig. 3.17- Example Bus Configuration







# Elements of Bus Design




| Type                  | Bus Width          |
|-----------------------|--------------------|
| Dedicated             | Address            |
| Multiplexed           | Data               |
| Method of Arbitration | Data Transfer Type |
| Centralized           | Read               |
| Distributed           | Write              |
| Timing                | Read-modify-write  |
| Synchronous           | Read-after-write   |
| Asynchronous          | Block              |

**Dedicated:** chuyên dụng, **multiplex:** đa thành phần

**Synchronous-** đồng bộ- At a time, only one device can use the bus. The others must wait until the bus is idle.


**Arbitration:** phân xử, quản lý

**Asynchronous-** không đồng bộ- At a time, some devices can use the bus concurrently




## Timing of Synchronous Bus Operations

Figure 3.18 Timing of Synchronous Bus Operations



(a) System bus read cycle



(b) System bus write cycle

## Timing of Asynchronous Bus Operations

Figure 3.19 Timing of Asynchronous Bus Operations



# Questions

(Write answers to your notebook)



- 3.1 What general categories of functions are specified by computer instructions?
- 3.2 List and briefly define the possible states that define an instruction execution.
- 3.3 List and briefly define two approaches to dealing with multiple interrupts.
- 3.4 What types of transfers must a computer's interconnection structure (e.g., bus) support?
- 3.5 What is the benefit of using a multiple-bus architecture compared to a single-bus architecture?





# Building Block Read by yourself



- 3.5- Point-to-Point Interconnect
- 3.6- PCI Express



# Summary

## Chapter 3

A Top-Level View of  
Computer Function  
and Interconnection

- Computer components
- Computer function
  - Instruction fetch and execute
  - Interrupts
  - I/O function
- Interconnection structures
- Bus interconnection
  - Bus structure
  - Multiple bus hierarchies
  - Elements of bus design